- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8877 > AD5380BSTZ-5 (Analog Devices Inc)IC DAC 14BIT 12C 40CH 5V 100LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5380BSTZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 21/40頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 12C 40CH 5V 100LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Redesign Change 28/Oct/2011 |
| 設(shè)計(jì)資源： | 40 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5380 (CN0007) Output Channel Monitoring Using AD5380 (CN0008) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 6µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | I²C，并聯(lián)，串行 |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 125mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 40 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
AD5380
Data Sheet
Rev. C | Page 28 of 40
I2C SERIAL INTERFACE
The AD5380 features an I2C-compatible 2-wire interface
consisting of a serial data line (SDA) and a serial clock line
(SCL). SDA and SCL facilitate communication between the
AD5380 and the master at rates up to 400 kHz. Figure 6
shows the 2-wire interface timing diagrams that incorporate
three different modes of operation. In selecting the I2C
operating mode, first configure serial operating mode
(SER/PAR = 1) and then select I2C mode by configuring the
SPI/I2C pin to a Logic 1. The device is connected to the I2C bus
as a slave device (that is, no clock is generated by the AD5380).
The AD5380 has a 7-bit slave address 1010 1(AD1)(AD0).
The 5 MSBs are hard-coded, and the 2 LSBs are determined
by the state of the AD1 and AD0 pins. The facility to hardware-
configure AD1 and AD0 allows four of these devices to be
configured on the bus.
I2C Data Transfer
One data bit is transferred during each SCL clock cycle. The
data on SDA must remain stable during the high period of the
SCL clock pulse. Changes in SDA while SCL is high are control
signals that configure START and STOP conditions. Both SDA
and SCL are pulled high by the external pull-up resistors when
the I2C bus is not busy.
START and STOP Conditions
A master device initiates communication by issuing a START
condition. A START condition is a high-to-low transition on
SDA with SCL high. A STOP condition is a low-to-high
transition on SDA while SCL is high. A START condition
from the master signals the beginning of a transmission to
the AD5380. The STOP condition frees the bus. If a repeated
START condition (Sr) is generated instead of a STOP condition,
the bus remains active.
Repeated START Conditions
A repeated START (Sr) condition may indicate a change of data
direction on the bus. Sr may be used when the bus master is
writing to several I2C devices and wants to maintain control of
the bus.
Acknowledge Bit (ACK)
The acknowledge bit (ACK) is the ninth bit attached to any
8-bit data-word. ACK is always generated by the receiving
device. The AD5380 devices generate an ACK when receiving
an address or data by pulling SDA low during the ninth clock
period. Monitoring ACK allows for detection of unsuccessful
data transfers. An unsuccessful data transfer occurs if a receiv-
ing device is busy or if a system fault has occurred. In the
event of an unsuccessful data transfer, the bus master should
reattempt communication.
AD5380 Slave Addresses
A bus master initiates communication with a slave device by
issuing a START condition followed by the 7-bit slave address.
When idle, the AD5380 waits for a START condition followed
by its slave address. The LSB of the address word is the Read/
Write (R/W) bit. The AD5380 is a receive only device; when
communicating with the AD5380, R/W = 0. After receiving the
proper address 1010 1(AD1)(AD0), the AD5380 issues an ACK
by pulling SDA low for one clock cycle.
The AD5380 has four different user programmable addresses
determined by the AD1 and AD0 bits.
Write Operation
There are three specific modes in which data can be written to
the AD5380 DAC.
4-Byte Mode
When writing to the AD5380 DACs, the user must begin with
an address byte (R/W = 0), after which the DAC acknowledges
that it is prepared to receive data by pulling SDA low. The
address byte is followed by the pointer byte; this addresses the
specific channel in the DAC to be addressed and is also
acknowledged by the DAC. Two bytes of data are then written
to the DAC, as shown in Figure 31. A STOP condition follows.
This allows the user to update a single channel within the
AD5380 at any time and requires four bytes of data to be
transferred from the master.
3-Byte Mode
In 3-byte mode, the user can update more than one channel in a
write sequence without having to write the device address byte
each time. The device address byte is only required once; sub-
sequent channel updates require the pointer byte and the data
bytes. In 3-byte mode, the user begins with an address byte
(R/W = 0), after which the DAC will acknowledge that it is
prepared to receive data by pulling SDA low. The address byte
is followed by the pointer byte. This addresses the specific chan-
nel in the DAC to be addressed and is also acknowledged by the
DAC. This is then followed by the two data bytes. REG1 and
REG0 determine the register to be updated.
If a STOP condition does not follow the data bytes, another
channel can be updated by sending a new pointer byte followed
by the data bytes. This mode only requires three bytes to be
sent addressed, and reduces the software overhead in updating
the AD5380 channels. A STOP condition at any time exits this
mode. Figure 32 shows a typical configuration.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BW1-MV-F3 | CONVERTER MOD DC/DC 12V 150W |
| MS3456KS18-11P | CONN PLUG 5POS STRAIGHT W/PINS |
| AD5532ABCZ-3 | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| SY10ELT21ZG TR | IC TRANSLATOR 3.3V DIFF 8-SOIC |
| AD5532ABCZ-1 | IC DAC 14BIT VOUT 32CH 74-CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ad5381bst-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5381BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BST-5 | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP |
| AD5381BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BSTZ-3 | 功能描述:IC DAC 12BIT 40CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。