參數(shù)資料
型號(hào)： AD5380BST-5
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC
中文描述： PARALLEL, WORD INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, PQFP100
封裝： 14 X 14 MM, MS-026BED, LQFP-100
文件頁(yè)數(shù)： 24/34頁(yè)
文件大?。?/td> 975K
代理商： AD5380BST-5
PRELIMINARY TECHNICAL DATA
REV. PrF 09/2003
–24–
AD5380
Figure 10 . AD5380, Serial Readback Operation
Selected Register Data
Clocked out.
DB23
DB0
DB23'
DB0'
48
NOP Condition
UNDEFINED
SDO
SCLK
SYNC
DIN
DB23
DB0
Input Word Specifies
Register to be Read
24
clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. This data is clocked out
on the rising edge of SCLK and is valid on the falling edge. By connecting the SDO of the first device to the DIN input
on the next device in the chain, a multi-device interface is constructed. 24 clock pulses are required for each device in the
system. Therefore, the total number of clock cycles must equal 24N where N is the total number of AD538X devices in
the chain.
When the serial transfer to all devices is complete,
SYNC
is taken high. This latches the input data in each device in the
daisy-chain and prevents any further data being clocked into the input shift register.
If the SYNC is taken high before 24 clocks are clocked into the part this is considered as a bad frame and the data is
discarded.
The serial clock may be either a continuous or a gated clock. A continuous SCLK source can only be used if it can be
arranged that
SYNC
is held low for the correct number of clock cycles. In gated clock mode a burst clock containing the
exact number of clock cycles must be used and
SYNC
taken high after the final clock to latch the data.
Readback Mode
Readback mode is invoked by setting the R/
W
bit = 1 in the serial input register write. With R/
W
=1, the bits A5-A0 in
association with bits REG1 and REG0 selects the register to be read. The remaining data bits in the write sequence are
dont cares. During the next SPI write the data appearing on the SDO output will contain the data from the previously
addressed register. For a read of a single register the NOP command can be used in clocking out the data from the
selected register on SDO. The readback diagram in figure 10 shows the readback sequence. For example, to readback
the M register of channel 0 on the AD5380 the following sequence should be implemented. Firstly write 404XXX Hex
to the AD5380 input register. This configures the AD5380 for read mode with M register of channel zero selected. Note
all the data bits DB13 to DB0 are dont cares. Follow this with a second write, a NOP condition, 000000 Hex, during
this write the data from the M register is clocked out on the DOUT line, ie data clocked out will contain the data from
the M register in bits DB13 to DB0, and the top 10 bits contain the address information as previously written. In
readback mode the SYNC signal must frame the data. Data is clocked out on the rising edge of SCLK and is valid on
the falling edge of the SCLK signal. Is the SCLK idles high between the write and read operations of a readback
operation then the first bit of data is clocked out on the falling edge of SYNC.
相關(guān)PDF資料
PDF描述
AD5380EB 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC
AD546 1 pA Monolithic Electrometer Operational Amplifier(單片靜電計(jì)運(yùn)算放大器)
AD5539 Ultrahigh Frequency Operational Amplifier(超高頻率運(yùn)算放大器)
AD5547 Dual Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
AD5547BRU Dual Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5380BST-5-REEL 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 14-bit 100-Pin LQFP T/R
AD5380BST-U2 制造商:Analog Devices 功能描述:DAC 40-CH RES-STRING 14BIT 100LQFP - Bulk
AD5380BSTZ-3 功能描述:IC DAC 14BIT 40CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD5380BSTZ-5 功能描述:IC DAC 14BIT 12C 40CH 5V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
ad5381bst-3 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*