- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375233 > AD5379ABC (ANALOG DEVICES INC) 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC PDF資料下載
參數(shù)資料
| 型號： | AD5379ABC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| 中文描述： | SERIAL, PARALLEL, WORD INPUT LOADING, 20 us SETTLING TIME, 14-BIT DAC, PBGA108 |
| 封裝： | 13 X 13 MM, MO-192AAD-1, CSBGA-108 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 393K |
| 代理商： | AD5379ABC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁
AD5379
Daisy-Chain Mode
For systems that contain several DACs, the SDO pin can be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines.
Rev. 0 | Page 23 of 28
Connecting the DCEN (daisy-chain enable) pin high enables
daisy-chain mode. The first falling edge of SYNC starts the
write cycle. The SCLK is continuously applied to the input shift
register when SYNC is low. If more than 24 clock pulses are
applied, the data ripples out of the shift register and appears on
the SDO line. This data is clocked out on the rising edge of
SCLK and is valid on the falling edge. By connecting this line to
the DIN input on the next device in the chain, a multidevice
interface is constructed. For each AD5379 in the system,
24 clock pulses are required. Therefore, the total number of
clock cycles must equal 24
N
, where
N
is the total number of
AD5379 devices in the chain. If fewer than 24 clocks are
applied, the write sequence is ignored.
When the serial transfer to all devices is complete, SYNC should
be taken high. This latches the input data in each device in the
daisy chain and prevents any additional data from being
clocked into the input shift register.
A continuous SCLK source can be used, if SYNC is held low for
the correct number of clock cycles. Alternatively, a burst clock
containing the exact number of clock cycles can be used and
SYNC taken high after the final clock to latch the data.
When the transfer to all input registers is complete, a common
LDAC signal updates all DAC registers, and all analog outputs
are updated simultaneously.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5380 | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD5380BST-3 | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD5380BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5380EB | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD546 | 1 pA Monolithic Electrometer Operational Amplifier(單片靜電計運算放大器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5379ABCZ | 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD537JCHIPS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter |
| AD537JD | 功能描述:IC V/F CONV 14-CDIP RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 功能描述:IC V/F CONV TO-100-10 RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 制造商:Analog Devices 功能描述:SEMICONDUCTORS LINEAR 制造商:Analog Devices 功能描述:V/F CONVERTER 150KHZ 0.15% |
發(fā)布緊急采購，3分鐘左右您將得到回復。