- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375233 > AD5379ABC (ANALOG DEVICES INC) 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC PDF資料下載
參數(shù)資料
| 型號： | AD5379ABC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 40-Channel, 14-Bit, Parallel and Serial Input, Bipolar Voltage-Output DAC |
| 中文描述： | SERIAL, PARALLEL, WORD INPUT LOADING, 20 us SETTLING TIME, 14-BIT DAC, PBGA108 |
| 封裝： | 13 X 13 MM, MO-192AAD-1, CSBGA-108 |
| 文件頁數(shù)： | 22/28頁 |
| 文件大?。?/td> | 393K |
| 代理商： | AD5379ABC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD5379
INTERFACES
The AD5379 contains a parallel and a serial interface. The active
interface is selected via the SER/PAR pin.
Rev. 0 | Page 22 of 28
The AD5379 uses an internal FIFO memory to allow high speed
successive writes in both serial and parallel mode. The user can
continue writing new data to the AD5379 while write instruc-
tions are being executed. The BUSY signal goes low while
instructions in the FIFO are being executed. Up to 120 succes-
sive instructions can be written to the FIFO at maximum speed.
When the FIFO is full, additional writes to the AD5379 are
ignored.
To minimize both the power consumption of the device and
on-chip digital noise, the active interface powers up fully only
when the device is being written to, that is, on the falling edge of
WR or on the falling edge of SYNC.
All digital interfaces are 2.5 V LVTTL compatible when
operating from a 2.7 V to 3.6 V V
CC
supply.
PARALLEL INTERFACE
A pull-down on the SER/PAR pin makes the parallel interface
the default. If using the parallel interface, the SER/PAR pin can
be left unconnected. Figure 6 shows the timing diagram for a
parallel write to the AD5379. The parallel interface is controlled
by the following pins.
CS Pin
Active low device select pin.
WR Pin
On the rising edge of WR, with CS low, the address values at
Pins A7 to A0 are latched and data values at Pins DB13 to DB0
are loaded into the selected AD5379 input registers.
REG1, REG0 Pins
The REG1 and REG0 pins determine the destination register of
the data being written to the AD5379. See Table 11.
Table 11. Register Selection
REG1
REG0
Register Selected
1
1
Input Data Register (x1)
1
0
Offset Register (c)
0
1
Gain Register (m)
0
0
Special Function Register
DB13 to DB0 Pins
The AD5379 accepts a straight 14-bit parallel word on DB0 to
DB13, where DB13 is the MSB and DB0 is the LSB. See Table 12,
Table 13, Table 14, Table 15, and Table 16.
A7 to A0 Pins
Each of the 40 DAC channels can be addressed individually. In
addition, several channel groupings enable the user to simulta-
neously write the same data to multiple DAC channels. Address
Bits A7 to A4 are decoded to select one group or multiple
groups of registers. Address Bits A3 to A0 select one of ten input
data registers (x1), offset registers (c), or gain registers (m). See
Table 17.
SERIAL INTERFACE
The SER/PAR pin must be tied high to enable the serial inter-
face and disable the parallel interface. The serial interface is
controlled by five pins, as follows.
SYNC, DIN, SCLK
Standard 3-wire interface pins.
DCEN
Selects standalone mode or daisy-chain mode.
SDO
Data out pin for daisy-chain mode.
Figure 4 and Figure 5 show the timing diagrams for a serial
write to the AD5379 in standalone and daisy-chain modes,
respectively.
The 24-bit data word format for the serial interface is shown in
Figure 21.
MSB
REG0
DB13–DB0
LSB
A7–A0
REG1
REGISTER DATA BITS
GROUP/CHANNEL
SELECT BITS
REGISTER SELECT
BITS
0
Figure 21. Serial Data Format
Standalone Mode
By connecting the DCEN (daisy-chain enable) pin low,
standalone mode is enabled. The serial interface works with
both a continuous and a burst serial clock. The first falling edge
of SYNC starts the write cycle and resets a counter that counts
the number of serial clocks to ensure that the correct number of
bits is shifted into the serial shift register. Additional edges on
SYNC are ignored until 24 bits are shifted in. Once 24 bits are
shifted in, the SCLK is ignored. In order for another serial
transfer to take place, the counter must be reset by the falling
edge of SYNC.
相關PDF資料 |
PDF描述 |
|---|---|
| AD5380 | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD5380BST-3 | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD5380BST-5 | 32-Channel, 3 V/5 V, Single-Supply, 14-Bit, Voltage Output DAC |
| AD5380EB | 40-Channel, 3V/5V Single Supply, 14-Bit, Voltage-Output DAC |
| AD546 | 1 pA Monolithic Electrometer Operational Amplifier(單片靜電計運算放大器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD5379ABCZ | 功能描述:IC DAC 14BIT 40CHAN 108CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1,000 系列:- 設置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD537JCHIPS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-to-Frequency Converter |
| AD537JD | 功能描述:IC V/F CONV 14-CDIP RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 功能描述:IC V/F CONV TO-100-10 RoHS:否 類別:集成電路 (IC) >> PMIC - V/F 和 F/V 轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 類型:頻率至電壓 頻率 - 最大:10kHz 全量程:- 線性:±0.3% 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-SOIC 包裝:Digi-Reel® 其它名稱:LM2917MX-8/NOPBDKR |
| AD537JH | 制造商:Analog Devices 功能描述:SEMICONDUCTORS LINEAR 制造商:Analog Devices 功能描述:V/F CONVERTER 150KHZ 0.15% |
發(fā)布緊急采購，3分鐘左右您將得到回復。