(VDD = 5 V 10%, or 3 V 10%, V
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AD5200BRMZ10
寤犲晢锛� Analog Devices Inc
鏂囦欢闋佹暩(sh霉)锛� 9/15闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC POT DGTL 10K 256POS 10MSOP
妯欐簴鍖呰锛� 50
鎺ョ墖锛� 256
闆婚樆锛堟瓙濮嗭級锛� 10k
闆昏矾鏁�(sh霉)锛� 1
婧害绯绘暩(sh霉)锛� 妯欐簴鍊� 500 ppm/°C
瀛樺劜鍣ㄩ鍨嬶細 鏄撳け
鎺ュ彛锛� 3 绶氫覆琛岋紙鑺墖閬告搰锛�
闆绘簮闆诲锛� 2.7 V ~ 5.5 V锛�±2.3 V ~ 2.7 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 10-TFSOP锛�10-MSOP锛�0.118"锛�3.00mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 10-MSOP
鍖呰锛� 绠′欢
鐢�(ch菐n)鍝佺洰閷勯爜闈細 786 (CN2011-ZH PDF)
鈥�3鈥�
AD5200/AD5201
(VDD = 5 V
10%, or 3 V
10%, VSS = 0 V, VA = +VDD, VB = 0 V,
鈥�40 C < TA < +85 C unless otherwise noted.)
AD5201 ELECTRICAL CHARACTERISTICS
Parameter
Symbol
Conditions
Min
Typ
1
Max
Unit
DC CHARACTERISTICS RHEOSTAT MODE
Resistor Differential Nonlinearity
2
R-DNL
RWB, VA = No Connect
鈥�0.5
卤 0.05 +0.5
LSB
Resistor Integral Nonlinearity
2
R-INL
RWB, VA = No Connect
鈥�1
卤 0.1 +1
LSB
Nominal Resistor Tolerance
3
R
AB
TA = 25
掳C
鈥�30
+30
%
Resistance Temperature Coefficient
RAB/
TV
AB = V DD, Wiper = No Connect
500
ppm/
掳C
Wiper Resistance
RW
VDD = 5 V
50
100
DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE (Specifications apply to all VRs.)
Resolution
4
N
6
Bits
Differential Nonlinearity
5
DNL
鈥�0.5
卤 0.01 +0.5
LSB
Integral Nonlinearity
5
INL
鈥�1
卤 0.02 +1
LSB
Voltage Divider Temperature Coefficient
V
W/
T
Code = 10 H
5
ppm/
掳C
Full-Scale Error
VWFSE
Code = 20 H
鈥�1/2
鈥�1/4
0
LSB
Zero-Scale Error
VWZSE
Code = 00 H
0
+1/4
+1/2
LSB
RESISTOR TERMINALS
Voltage Range
6
VA, B, W
VSS
VDD
V
Capacitance
7 A, B
CA, B
f = 1 MHz, Measured to GND, Code = 10 H
45
pF
Capacitance
7 WC
W
f = 1 MHz, Measured to GND, Code = 10 H
60
pF
Shutdown Supply Current
8
IDD_SD
VDD = 5.5 V
0.01
5
A
Common-Mode Leakage
ICM
VA = VB = VDD/2
1
nA
DIGITAL INPUTS AND OUTPUTS
Input Logic High
VIH
2.4
V
Input Logic Low
VIL
0.8
V
Input Logic High
VIH
VDD = 3 V, VSS = 0 V
2.1
V
Input Logic Low
VIL
VDD = 3 V, VSS = 0 V
0.6
V
Input Current
IIL
VIN = 0 V or 5 V
卤1
A
Input Capacitance
7
CIL
5pF
POWER SUPPLIES
Logic Supply
VLOGIC
2.7
5.5
V
Power Single-Supply Range
VDD RANGE
VSS = 0 V
鈥�0.3
5.5
V
Power Dual-Supply Range
VDD/SS RANGE
卤 2.3
卤 2.7
V
Positive Supply Current
IDD
VIH = +5 V or VIL = 0 V
15
40
A
Negative Supply Current
ISS
VSS = 鈥�5 V
15
40
A
Power Dissipation
9
PDISS
VIH = +5 V or VIL = 0 V, VDD = +5 V, VSS = 鈥�5 V
0.2
mW
Power Supply Sensitivity
PSS
V
DD = +5 V
卤 10%
鈥�0.01 0.001 +0.01
%/%
DYNAMIC CHARACTERISTICS
7, 10
Bandwidth 鈥�3 dB
BW_10 k
RAB = 10 k
, Code = 10
H
600
kHz
BW_50 k
RAB = 50 k
, Code = 10
H
100
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, VB = 0 V, f = 1 kHz, R AB = 10 k
0.003
%
VW Settling Time (10 k
/50 k)t
S
VA = 5 V, VB = 0 V,
卤 1 LSB Error Band
2/9
s
Resistor Noise Voltage Density
eN_WB
RWB = 5 k
, RS = 0
9
nV
鈭欻z
NOTES
1Typicals represent average readings at 25
掳C and VDD = 5 V, VSS = 0 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper posi-
tions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. I W = VDD/R for both VDD = +2.7 V,
VSS = 鈥�2.7 V.
3 V
AB = VDD, Wiper (VW) = No connect.
4 Six bits are needed for 33 positions even though it is not a 64-position device.
5 INL and DNL are measured at V
W with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V A = VDD and VB = 0 V. DNL
specification limits of
卤1 LSB maximum are Guaranteed Monotonic operating conditions.
6 Resistor Terminals A, B, W have no limitations on polarity with respect to each other.
7 Guaranteed by design and not subject to production test.
8 Measured at the A terminal. A terminal is open-circuited in shutdown mode.
9 P
DISS is calculated from (IDD
脳 VDD). CMOS logic level inputs result in minimum power dissipation.
10 All dynamic characteristics use V
DD = 5 V, VSS = 0 V.
Specifications subject to change without notice.
REV. D
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MCP79401T-I/MNY IC CLK RTCC 64B EUI-48 8-TDFN
AD5111BCPZ10-RL7 IC DGTL POT 128POS 10K 8LFCSP
AD5111BCPZ80-RL7 IC DGTL POT 128POS 80K 8LFCSP
MCP79410T-I/MNY IC RTC/CALENDAR EEPROM 8TDFN
MAX038CWP IC GEN WAVEFORM HI-FREQ 20-SOIC
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
AD5200BRMZ10-REEL7 鍔熻兘鎻忚堪:IC POT DGTL 10K 256POS 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯欐簴鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯欐簴鍊� 300 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧烇紝澧�/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD5200BRMZ50 鍔熻兘鎻忚堪:IC POT DGTL 50K 256POS 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯欐簴鍖呰:3,300 绯诲垪:WiperLock™ 鎺ョ墖:257 闆婚樆锛堟瓙濮嗭級:100k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯欐簴鍊� 150 ppm/°C 瀛樺劜鍣ㄩ鍨�:鏄撳け 鎺ュ彛:3 绶� SPI锛堣姱鐗囬伕鎿囷級 闆绘簮闆诲:1.8 V ~ 5.5 V 宸ヤ綔婧害:-40°C ~ 125°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-VDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-DFN-EP锛�3x3锛� 鍖呰:甯跺嵎 (TR)
AD5200BRMZ50-REEL7 鍔熻兘鎻忚堪:IC POT DGTL 50K 256POS 10MSOP RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 鏁�(sh霉)瀛楅浕浣嶅櫒 绯诲垪:- 妯欐簴鍖呰:3,000 绯诲垪:DPP 鎺ョ墖:32 闆婚樆锛堟瓙濮嗭級:10k 闆昏矾鏁�(sh霉):1 婧害绯绘暩(sh霉):妯欐簴鍊� 300 ppm/°C 瀛樺劜鍣ㄩ鍨�:闈炴槗澶� 鎺ュ彛:3 绶氫覆琛岋紙鑺墖閬告搰锛岄仦澧�锛屽/娓涳級 闆绘簮闆诲:2.5 V ~ 6 V 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WFDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN锛�2x3锛� 鍖呰:甯跺嵎 (TR)
AD5201 鍒堕€犲晢:AD 鍒堕€犲晢鍏ㄧū:Analog Devices 鍔熻兘鎻忚堪:256-Position and 33-Position Digital Potentiometers
AD5201BD 鍒堕€犲晢:Rochester Electronics LLC 鍔熻兘鎻忚堪:- Bulk 鍒堕€犲晢:Analog Devices 鍔熻兘鎻忚堪:
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�

閲囪臣闇€姹�

(鑻ュ彧閲囪臣涓€姊濆瀷铏�锛屽～瀵竴琛屽嵆鍙�)

鐧�(f膩)甯冩垚鍔燂紒鎮ㄥ彲浠ョ辜绾�(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

鐧�(f膩)甯冩垚鍔�锛佹偍鍙互绻肩簩(x霉)鐧�(f膩)甯冮噰璩�銆備篃鍙互閫插叆鎴戠殑鍚庤嚭锛屾煡鐪嬪牨鍍�

*鍨嬭櫉 *鏁�(sh霉)閲� 寤犲晢 鎵硅櫉 灏佽
娣诲姞鏇村閲囪臣

鎴戠殑鑱�(li谩n)绯绘柟寮�

*
*
*
    • 鎴�
    • 閲囪喘
    • 鎼滅储
    • 浼氬憳