- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄165342 > AD5062BRJ-1500RL7 (ANALOG DEVICES INC) SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | AD5062BRJ-1500RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| 封裝： | SOT-23, 8 PIN |
| 文件頁數(shù)： | 7/19頁 |
| 文件大?。?/td> | 639K |
| 代理商： | AD5062BRJ-1500RL7 |
Preliminary Technical Data
AD5062/AD5063
Rev. Pr C | Page 15 of 19
SYNC Interrupt
In a normal write sequence, the SYNC line is kept low for at
least 24 falling edges of SCLK and the DAC is updated on the
24th falling edge. However, if SYNC is brought high before the
24th falling edge this acts as an interrupt to the write sequence.
The shift register is reset and the write sequence is
seen as invalid. Neither an update of the DAC register
contents or a change in the operating mode occurs—see Figure
23.
Power-On-Reset
The AD5062/AD5063 contains a power-on-reset circuit that
controls the output voltage during power-up. The DAC register
is filled with zeros and the output voltage is 0 V. It remains
there until a valid write sequence is made to the DAC. This is
useful in applications where it is important to know the state of
the output of the DAC while it is in the process of powering up.
Software Reset.
The AD5062/AD5063 can be put into software reset by setting
all in the Dac register to one. For the AD5060 this includes
writing ones to bits D23-D16, which in not the normal mode of
operation. Note: The SYNC Interrupt command cannot be
performed if a software reset command is started.
Power-Down Modes
The AD5062/AD5063 contains four separate modes of
operation. These modes are software-programmable by setting
two bits (DB17 and DB16) in the control register. Table I shows
how the state of the bits corresponds to the mode of operation
of the device.
Table I. Modes of Operation for the
AD5062/AD5063
DB15
DB14
Operating Mode
0
Normal Operation
Power-Down Mode
0
1
TRI-STATE
1
0
100 k
to GND
1
1 k
to GND
When both bits are set to 0, the part works normally with its
normal power consumption. However, for the three power-
down modes, the supply current falls to 200 nA at 5 V (50 nA at
3 V). Not only does the supply current fall but the
output stage is also internally switched from the output of
the amplifier to a resistor network of known values. This
has the advantage that the output impedance of the part
is known while the part is in power-down mode.
There are three different options. The output is
connected internally toGNDthrougha1k resistor,a100 k resistor
orit is leftopen-circuited(Three-State).Theoutput stageis illustrated in
Figure24.
Figure 24. Output Stage During Power-Down
The bias generator, the output amplifier, the resistor string and
other associated linear circuitry are all shut down
when the power-down mode is activated. However, the
contents of the DAC register are unaffected when in power-
down. The time to exit power-down is typically 2.5 s for VDD
= 5 V and 5 s for VDD = 3 V. See Figure 18 for a plot.
MICROPROCESSOR INTERFACING
AD5062/AD5063 to ADSP-2101/ADSP-2103
Interface
Figure 25 shows a serial interface between the AD5062/AD5063
and the ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103
should be set up to operate in the SPORT Transmit Alternate
Framing Mode. The ADSP-2101/ADSP-2103 SPORT is
programmed through the SPORT control register and should
be configured as follows: Internal Clock Operation, Active Low
Framing, 16-Bit Word Length. Transmission is initiated by
writing a word to the Tx register after the SPORT has
been enabled.
Figure 25. AD5062/AD5063 to ADSP-2101/ADSP-2103
Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5204TD | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP24 |
| AD5757ACPZ-REEL7 | SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 |
| AD5757ACPZ | SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 |
| AD590-02 | ANALOG TEMP SENSOR-CURRENT, 298.2uA, RECTANGULAR, THROUGH HOLE MOUNT |
| AD632TH/883 | ANALOG MULTIPLIER OR DIVIDER, MBCY10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5062BRJ-2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJ-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJZ-1 | 制造商:Analog Devices 功能描述:DAC 1CH R-2R 16BIT 8PIN SOT-23 - Bulk |
| AD5062BRJZ-1500RL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設(shè)置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5062BRJZ-1REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標準包裝:47 系列:- 設(shè)置時間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。