- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄165342 > AD5062BRJ-1500RL7 (ANALOG DEVICES INC) SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5062BRJ-1500RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3 us SETTLING TIME, 16-BIT DAC, PDSO8 |
| 封裝： | SOT-23, 8 PIN |
| 文件頁(yè)數(shù)： | 17/19頁(yè) |
| 文件大小： | 639K |
| 代理商： | AD5062BRJ-1500RL7 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)
Preliminary Technical Data
AD5062/AD5063
Rev. Pr C | Page 7 of 19
PIN CONFIGURATION AND FUNCTION
DESCRIPTION
TOP VIEW
(Not to Scale)
DacGND
AGND
SYNC
SCLK
DIN
AD5063
VOUT
V
DD
REF
RFB
INV
10
9
8
7
6
1
2
3
4
5
Figure 2. AD5062 8ld Sot23
Figure 3. AD5063 10 ld uSOIC.
Table 2. Pin Function Descriptions
Mnemonic
Function
VDD
Power Supply Input. These parts can be operated from +2.5 V to +5.5 V and VDD should be decoupled to GND.
REF
Reference Voltage Input.
DacGND
Ground input to the DAC.
VOUT
Analog output voltage from DAC.
SYNC
Level triggered control input (active low). This is the frame synchronization signal for the input data. When SYNC goes low,
it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated
following the 16th clock cycle unless SYNC is taken high before this edge in which case the rising edge of SYNC acts as an
interrupt and the write sequence is ignored by the DAC.
SCLK
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be
transferred at rates up to 30 MHz.
DIN
Serial Data Input. This device has a 24 bit shift register. Data is clocked into the register on the falling edge of the serial clock
input.
AGND
Ground reference point for Analog circuitry on the part.
RFB
Feedback Resistor. In bipolar mode connect this pin to external op amp circuit.
INV
Connected to the internal Scaling resistors of the DAC. Connect INV pin to external op-amps inverting input in bipolar mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5204TD | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, CDIP24 |
| AD5757ACPZ-REEL7 | SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 |
| AD5757ACPZ | SERIAL INPUT LOADING, 15 us SETTLING TIME, 16-BIT DAC, QCC64 |
| AD590-02 | ANALOG TEMP SENSOR-CURRENT, 298.2uA, RECTANGULAR, THROUGH HOLE MOUNT |
| AD632TH/883 | ANALOG MULTIPLIER OR DIVIDER, MBCY10 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5062BRJ-2 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJ-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Full Accurate 16 Bit Vout nanoDac, 2.7V- 5.5V, in a Sot 23 |
| AD5062BRJZ-1 | 制造商:Analog Devices 功能描述:DAC 1CH R-2R 16BIT 8PIN SOT-23 - Bulk |
| AD5062BRJZ-1500RL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF) |
| AD5062BRJZ-1REEL7 | 功能描述:IC DAC 16BIT 2.7-5.5V SOT23-8 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。