參數(shù)資料
型號(hào)： AD1821
廠(chǎng)商： Analog Devices, Inc.
元件分類(lèi)： Codec
英文描述： MODIO(Modem over Audio) SoundComm Host Signal Processing Codec(音頻調(diào)制SoundComm型主信號(hào)處理編解碼器)
中文描述： MODIO（調(diào)制解調(diào)器多音頻）SoundComm主機(jī)信號(hào)處理編解碼器（音頻調(diào)制SoundComm型主信號(hào)處理編解碼器）
文件頁(yè)數(shù)： 36/44頁(yè)
文件大小： 284K
代理商： AD1821
AD1821
–36–
REV. 0
POM
3DD [3:0]
PHONE-OUT Mute. 0 = Unmuted, 1 = Muted.
3D Depth Phat Stereo Enhancement Control. T he LSB represents 6 2/3% phase expansion, 0000 = 0% and
the range is 0% to 100%.
3D Depth Mute. Writing a “1” to this bit has the same affect as writing 0s to 3DD [3:0] bits, and causes
the Phat 3D Stereo Enhancement to be turned off. 0 = Phat * Stereo is on, 1 = Phat Stereo is off.
3DDM
[40] RE SE RVE D
7
DE F AUL T = [0x0000]
2
1
6
5
4
3
2
1
0
7
6
5
4
3
0
RES
RES
[41] HARDWARE VOL UME BUT T ON MODIF IE R
7
6
5
4
DE F AUL T = [0xX X 1B]
2
BM [4:0]
3
2
1
0
7
6
5
4
3
1
0
RES
VMU
VUP
VDN
BM [4:0]
VDM
VUP
VMU
T his register contains a Master Volume attenuation offset, which can be incremented or decremented via the Hardware Volume
Pins. T his register is summed with the Master Volume attenuation to produce the actual Master Volume DAC attenuation. A mo-
mentary grounding of greater than 50 ms on the VOL_UP pin will cause a decrement (decrease in Attenuation) in this register.
Holding the pin LO for greater than 200 ms will cause an auto-decrement every 200 ms. T his is also true for a momentary ground-
ing of the VOL_DN pin. A momentary grounding of both the VOL_UP and VOL_DN causes a mute and no increment or decre-
ment to occur.
When Muted, an unmute is possible by a momentary grounding of both the VOL_UP and VOL_DN pins together, a momen-
tary grounding of VOL_UP (this also causes a volume increase), a momentary grounding of VOL_DN (this also causes a volume
decrease) or a write of “0” to the VI bit in SS [BASE+1].
Button Modifier
Volume Down
Volume Up
Volume Mute
[42] DSP MAILBOX 0
7
6
DE FAULT = [0x0000]
2
5
4
3
2
1
0
7
6
5
4
3
1
0
MB0R [15:8]
MB0R [7:0]
MB0R [15:0]
T his register is used to send data and control information to and from the DSP.
[43] DSP MAILBOX 1
7
6
DE FAULT = [0x0000]
2
5
4
3
2
1
0
7
6
5
4
3
1
0
MB1R [15:8]
MB1R [7:0]
MB1R [15:0]
T his register is used to send data and control information to and from the DSP.
[44] POWE R-DOWN AND T IME R C ONT ROL
7
6
5
C PD
RES
PIW
PIR
DE F AUL T = [0x0000]
2
1
RES
4
3
2
1
0
7
6
5
4
3
0
PAA
PDA
PD P
PT B
3D
PD3D G PSP
T he AD1821 supports a timeout mechanism used in conjunction with the T imer Base Count and T imer Current Count registers
to generate a power-down interrupt. T his interrupt allows software to power down the entire chip by setting the CPD bit. T his
power-down control feature lets users program a time interval from 1 ms to approximately 1.8 hours in 1 ms increments. Five
power-down count reload enable bits are used to reload the T imer Current Count from the T imer Base Count when activity is
seen on that particular channel.
Programming Example: Generate Interrupt if No ISA Reads or Writes occur within 15 Minutes.
1) Write [SSBASE+0] with 0x0C ; Write Indirect address for T IMER BASE COUNT “register 12”
2) Write [SSBASE+2] with 0x28 ; Write T IMER BASE COUNT with (15 min
×
60 sec/min
×
10) = 0x2328 mili-Seconds
3) Write [SSBASE+3] with 0x23 ; Write High byte of T IMER BASE COUNT
4) Write [SSBASE+0] with 0x2C ; Write Indirect address for POWER-DOWN and T IMER CONT ROL register
5) Write [SSBASE+2] with 0x00 ; Write Low byte of POWER-DOWN and T IMER CONT ROL register
6) Write [SSBASE+3] with 0x30 ; Set Enable bits for PIW & PIR
7) Write [SSBASE+0] with 0x01 ; Write Indirect address for INT ERRUPT CONFIG register
8) Write [SSBASE+2] with 0x82 ; Set the T E (T imer Enable) bit
9) Write [SSBASE+3] with 0x20 ; Set the T IE (T imer Interrupt Enable) bit
相關(guān)PDF資料
PDF描述
AD1839A 2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
AD1839AAS 2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
AD1839AAS-REEL 2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
AD1839AASZ-REEL1 2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
AD1839AASZ1 2 ADC, 6 DAC, 96 kHz, 24-Bit Sigma-Delta Codec
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD1821JS 制造商:Analog Devices 功能描述:
AD1821JS-M 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Soundcard Circuits
AD-1825 制造商:UNBRANDED 功能描述:ADAPTOR 18V 250MA
AD-1825 制造商:UNBRANDED 功能描述:ADAPTOR 18V 250MA
AD1826-0013 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*