- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > AD1380KD (Analog Devices Inc)IC ADC SNGL 16BIT 32-CDIP PDF資料下載
參數(shù)資料
| 型號： | AD1380KD |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/12頁 |
| 文件大小： | 0K |
| 描述： | IC ADC SNGL 16BIT 32-CDIP |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 50k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 900mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 32-DIP（0.900"，22.86mm） |
| 供應商設備封裝： | 32-BBDIP-H |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 16 個單端，雙極；16 個單端，單極 |
AD1380
Rev. D | Page 7 of 12
DESCRIPTION OF OPERATION
00764-005
AD1380
5
22k
Ω M.F.
180k
Ω M.F. 180kΩ M.F.
+15V
10k
Ω
TO
100k
Ω
OFFSET
ADJ
–15V
On receipt of a CONVERT START command, the AD1380
converts the voltage at its analog input into an equivalent 16-bit
binary number. This conversion is accomplished as follows: the
16-bit successive-approximation register (SAR) has its 16-bit
outputs connected to both the device bit output pins and the
corresponding bit inputs of the feedback DAC. The analog
input is successively compared to the feedback DAC output, one
bit at a time (MSB first, LSB last). The decision to keep or reject
each bit is then made at the completion of each bit comparison
period, depending on the state of the comparator at that time.
Figure 5. Low Temperature Coefficient Zero Adjustment Circuit
In either adjustment circuit, the fixed resistor connected to
Pin 5 should be located close to this pin to keep the pin
connection runs short. Pin 5 is quite sensitive to external noise
pickup and should be guarded by ANALOG COMMON.
TIMING
GAIN ADJUSTMENT
The timing diagram is shown in Figure 6. Receipt of a
CONVERT START signal sets the STATUS flag, indicating
conversion in progress. This, in turn, removes the inhibit
applied to the gated clock, permitting it to run through
17 cycles. All the SAR parallel bits, STATUS flip-flops and the
gated clock inhibit signal are initialized on the trailing edge of
the CONVERT START signal. At time t
The gain adjustment circuit consists of a 100 ppm/°C poten-
tiometer connected across ±VS with its slider connected
through a 300 kΩ resistor to Pin 3 (GAIN ADJ) as shown in
If no external trim adjustment is desired, Pin 5
(COMPARATOR IN) and Pin 3 may be left open.
00764-003
AD1380
3
0.01
μF
300k
Ω
+15V
10k
Ω
TO
100k
Ω
100ppm/
°C
–15V
Figure 3. Gain Adjustment Circuit (±0.2% FSR)
ZERO OFFSET ADJUSTMENT
The zero offset adjustment circuit consists of a 100 ppm/°C
potentiometer connected across ±VS with its slider connected
through a 1.8 MΩ resistor to Pin 5 for all ranges. As shown in
Figure 4, the tolerance of this fixed resistor is not critical; a
carbon composition type is generally adequate. Using a carbon
composition resistor having a 1200 ppm/°C temperature
coefficient contributes a worst-case offset temperature
coefficient of 32 LSB
B
14
× 61 ppm/LSB14
B
× 1200 ppm/°C =
2.3 ppm/°C of FSR, if the offset adjustment potentiometer is set
at either end of its adjustment range. Since the maximum offset
adjustment required is typically no more than ±16 LSB
B
14
, use of
a carbon composition offset summing resistor typically
contributes no more than 1 ppm/°C of FSR offset temperature
coefficient.
00764-004
AD1380
5
1.8M
Ω
+15V
10k
Ω
TO
100k
Ω
–15V
Figure 4. Zero Offset Adjustment Circuit (±0.3% FSR)
An alternate offset adjustment circuit, which contributes a
negligible offset temperature coefficient if metal film resistors
(temperature coefficient <100 ppm/°C) are used, is shown in
0
, B1 is reset and B2 to
B16 are set unconditionally. At t1, the Bit 1 decision is made
(keep) and Bit 2 is reset unconditionally. This sequence
continues until the Bit 16 (LSB) decision (keep) is made at t16.
The STATUS flag is reset, indicating that the conversion is
complete and the parallel output data is valid. Resetting the
STATUS flag restores the gated clock inhibit signal, forcing the
clock output to the low Logic 0 state. Note that the clock
remains low until the next conversion.
Corresponding parallel data bits become valid on the same
positive-going clock edge.
00764-006
t0
t1 t2
t3
t4 t5
t6
t7
t8 t9
t10 t11 t12 t13 t14 t15 t16
t17
tACQUISITION
(4)
(3)
(1)
0
1
10
0
1
11
0
1
0
1
0
1
0
1
0
1
0
1
0
MSB
STATUS
INTERNAL
CLOCK
CONVERT
START
BIT 2
BIT 3
BIT 4
BIT 5
BIT 6
BIT 7
BIT 8
BIT 9
BIT 10
BIT 11
BIT 12
BIT 13
BIT 14
BIT 15
LSB
MSB
MAXIMUM THROUGHPUT TIME
CONVERSION TIME (2)
NOTES:
1. THE CONVERT START PULSEWIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A
CONVERSION. THE CONVERSION IS INITIATED BY THE TRAILING EDGE OF THE
CONVERT COMMAND.
2.
tCONV = 14μs (MAX), tACQ = 6μs (MAX).
3. MSB DECISION.
4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.
Figure 6. Timing Diagram (Binary Code 0110011101 111010)
相關PDF資料 |
PDF描述 |
|---|---|
| AD1555BP | IC ADC PGA 24BIT LN 28PLCC |
| AD1671KQ | IC ADC SNGL 12BIT 28-CDIP |
| AD1674BD | IC ADC 12BIT 100KSPS 28-CDIP |
| AD1871YRSZ-REEL | IC ADC STEREO 24BIT 96KHZ 28SSOP |
| AD1877JRZ-RL | IC ADC STEREO 16BIT 28-SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD-1381 | 功能描述:折皺器 CrimpTool for D-436 RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
| AD-1381-CRIMP-TOOL-3-C | 制造商:RAYCHEM / TYCO ELEC 功能描述:CS1660-000 |
| AD-1381-CRIMP-TOOL-3-CVTY | 功能描述:TOOL HAND CRIMP 12-26AWG SPLICE RoHS:否 類別:工具 >> 壓接器，施用器，壓力機 系列:- 產(chǎn)品培訓模塊:Board-to-Wire Connectors 標準包裝:1 系列:DF11 工具類型:臺式壓機，施用器 適用于相關產(chǎn)品:矩形觸點，24-28 AWG 特點:- 配用:H1505TR-ND - CONN SOCKET 24-28AWG CRIMP GOLDH1504TR-ND - CONN SOCKET 24-28AWG CRIMP TIN 相關產(chǎn)品:AP105-DF11-2428S(64)-ND - TOOL APPLICATOR DF11 ACCESSORIESAP105-DF11-2428S(63)-ND - TOOL APPLICATOR DF11 ACCESSORIESAP105-DF11-2428S(62)-ND - TOOL APPLICATOR DF11 ACCESSORIESAP105-DF11-2428S(61)-ND - TOOL APPLICATOR DF11 ACCESSORIESCM-105 WITH TRANSFORMER-ND - TOOL AUTO CRIMPING MACHINE 其它名稱:*AP105-DF11-2428SQ1139807AQ949366 |
| AD1382 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 500 kHz Sampling ADC |
| AD1385 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 500 kHz Wide Temperature Range Sampling ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。