- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375150 > A65H83181 (AMIC Technology Corporation) 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output PDF資料下載
參數(shù)資料
| 型號： | A65H83181 |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| 中文描述： | 128K的× 36 |
| 文件頁數(shù)： | 2/21頁 |
| 文件大?。?/td> | 530K |
| 代理商： | A65H83181 |
A65H73361/A65H83181 Series
128K x 36 & 256K x 18 Late Write Synchronous
Fast SRAM with Pipelined Data Output
Preliminary
PRELIMINARY (
February, 1999, Version 2.0)
1
AMIC Technology, Inc.
Features
n
Fast access times: 2.5/3.0/3.5ns
n
128k x 36 or 256k x 18 organizations
n
CMOS technology
n
Register to register synchronous operation with self-
timed late write
n
Single +3.3V
±
5% power supply
n
Individual byte write and global write
n
HSTL input & output levels
n
Boundary scan(JTAG) IEEE 1149.1 compatible
n
Asynchronous output enable
n
Sleep mode (ZZ)
n
Programmable impedance output drivers
n
JEDEC Standard pinout and boundary scan order
n
7 x 17 bump plastic ball grid array (PBGA) package
General Description
The A65H73361 and A65H83181 are 128k words by 36
bits and 256k words by 18 bits late write synchronous
4Mb SRAMS built using high performance CMOS
process.
The differential clock are used to control the timing of
read/write operation and all internal operations are self-
timed. The positive edge triggered CK clock input
controls all addresses write-enables and Synchronous
select and data ins are registered.
The data outs are controlled by the output registers off
the next positive clock edge to be updated.
The internal write buffer enables write data to be
accepted on the rising edge of the clock one cycle after
address and control signals.
The SRAM uses HSTL I/O interfaces with programmable
impedance output drivers allowing the outputs to match
the impedance of the circuit traces which reduces signal
reflections.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A65H83181P-5 | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181P-6 | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181P-7 | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H73361SERIES | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181SERIES | 128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| A65H83181P-5 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181P-6 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181P-7 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A65H83181SERIES | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:128K x 36 & 256K x 18 Late Write Synchronous Fast SRAM with Pipelined Data Output |
| A-65J | 制造商:Triad Magnetics 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。