- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375144 > A6259KLW (Allegro MicroSystems, Inc.) 8-BIT ADDRESSABLE DMOS POWER DRIVER PDF資料下載
參數(shù)資料
| 型號： | A6259KLW |
| 廠商： | Allegro MicroSystems, Inc. |
| 英文描述： | 8-BIT ADDRESSABLE DMOS POWER DRIVER |
| 中文描述： | 8位可尋址的DMOS功率驅(qū)動器 |
| 文件頁數(shù)： | 5/10頁 |
| 文件大?。?/td> | 172K |
| 代理商： | A6259KLW |
6259
8-BIT ADDRESSABLE
DMOS POWER DRIVER
www.allegromicro.com
FUNCTIONAL DESCRIPTION and INPUT REQUIREMENTS
Four modes of operation are selectable by controlling
the CLEAR and ENABLE inputs as shown above.
In the addressable-latch mode, data at the DATA input
is written into the addressed transparent latch. The
addressed output inverts the data input with all other
outputs remaining in their previous states.
In the memory mode, all outputs remain in their
previous states and are unaffected by the DATA or
address (S
n
) inputs. To prevent entering erroneus data in
the latches, ENABLE should be held HIGH while the
address lines are changing.
In the demultiplexing/decoding mode, the addressed
output inverts the data input and all other outputs are OFF.
In the clear mode, all outputs are OFF and are unaf-
fected by the DATA or address (S
N
) inputs.
Given the appropriate inputs, when DATA is LOW
for a given address, the output is OFF; when DATA is
HIGH, the output is ON and can sink current.
50%
Dwg. WP-037
ENABLE
DATA
50%
w(D)
t
su(D)
t
h(D)
t
PHL
t
PLH
t
50%
ADDRESSED
OUTPUT
Dwg. WP-036
10%
90%
f
t
r
t
ENABLE
DATA
OUTPUT SWITCHING TIME
DATA INPUT REQUIREMENTS
Data Active Time Before Enable
(Data Set-Up Time), t
su(D)
..............................................
20 ns
Data Active Time After Enable
(Data Hold Time), t
h(D)
...................................................
20 ns
Data Pulse Width, t
w(D)
.......................................................
40 ns
Input Logic High, V
IH
................................................
≥
0.85V
DD
Input Logic Low, V
IL
.................................................
≤
0.15V
DD
相關PDF資料 |
PDF描述 |
|---|---|
| A627308V-70S | TV 6C 6#8(TWINAX) SKT RECP |
| A627308X-70S | Circular Connector; MIL SPEC:MIL-DTL-38999 Series III; Body Material:Metal; Series:TVPS00; Number of Contacts:3; Connector Shell Size:9; Connecting Termination:Crimp; Circular Shell Style:Wall Mount Receptacle; Body Style:Straight |
| A627308 | 128K X 8 BIT CMOS SRAM |
| A627308M | 128K X 8 BIT CMOS SRAM |
| A627308M-70S | 128K X 8 BIT CMOS SRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| A6259KLWTR | 功能描述:IC DRIVER 8BIT ADDRESS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| A626 | 功能描述:ADAPTER PROGRAMMER 28-TSOP RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 類型:MCU 適用于相關產(chǎn)品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、纜線、軟件、數(shù)據(jù)表和用戶手冊 其它名稱:520-1035 |
| A6260 | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:High Brightness LED Current Regulator |
| A6260_V | 制造商:ALLEGRO 制造商全稱:Allegro MicroSystems 功能描述:High Brightness LED Current Regulator |
| A6260KLJ-T | 功能描述:IC LED DRIVER AUTOMOTIVE 8-SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - LED 驅(qū)動器 系列:- 標準包裝:1 系列:- 恒定電流:- 恒定電壓:- 拓撲:PWM，切換式電容器（充電泵） 輸出數(shù):1 內(nèi)部驅(qū)動器:是 類型 - 主要:背光 類型 - 次要:白色 LED 頻率:642kHz 電源電壓:2.7 V ~ 5.5 V 輸出電壓:5V 安裝類型:表面貼裝 封裝/外殼:10-VFDFN 裸露焊盤 供應商設備封裝:10-VSON 包裝:剪切帶 (CT) 工作溫度:-30°C ~ 85°C 產(chǎn)品目錄頁面:1371 (CN2011-ZH PDF) 其它名稱:BD1603NUV-E2CT |
發(fā)布緊急采購，3分鐘左右您將得到回復。