參數(shù)資料
型號: A1400AMT3C
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA453
封裝: STAGGERED, CERAMIC, PGA-453
文件頁數(shù): 77/90頁
文件大?。?/td> 1497K
代理商: A1400AMT3C
Chapter 10
Pin Descriptions
65
23792I—June 2001
AMD Athlon Processor Model 4 Data Sheet
Preliminary Information
FLUSH# Pin
FLUSH# must be tied to VCC_CORE with a pullup resistor. If a
debug connector is implemented, FLUSH# is routed to the
debug connector.
IGNNE# Pin
IGNNE# is an input from the system that tells the processor to
ignore numeric errors.
INIT# Pin
INIT# is an input from the system that resets the integer
registers without affecting the floating-point registers or the
internal caches. Execution starts at 0FFFF FFF0h.
INTR Pin
INTR is an input from the system that causes the processor to
start an interrupt acknowledge transaction that fetches the
8-bit interrupt vector and starts execution at that location.
JTAG Pins
TCK (Q1), TMS (Q3), TDI (U1), TRST# (U3), and TDO (U5) are
the JTAG interface. Connect these pins directly to the
motherboard debug connector. Pullup TDI, TCK, TMS, and
TRST# to VCC_CORE with pullup resistors.
K7CLKOUT and
K7CLKOUT# Pins
K7CLKOUT (AL21) and K7CLKOUT# (AN21) are each run for 2
to 3 inches and then terminated with a resistor pair, 100 ohms to
VCC_CORE and 100 ohms to VSS. The effective termination
resistance and voltage are 50 ohms and VCC_CORE/2.
Key Pins
These 16 locations are for processor type keying for forwards
and backwards compatibility (G7, G9, G15, G17, G23, G25, N7,
Q7, Y7, AA7, AG7, AG9, AG15, AG17, AG27, and AG29).
Motherboard designers should treat key pins like NC (no
connect) pins. See “NC Pins” on page 65 for more information.
A socket designer has the option of creating a top mold piece
that allows PGA key pins only where designated. However,
sockets that populate all 16 key pins must be allowed, so the
motherboard must always provide for pins at all key pin
locations.
NC Pins
The motherboard should provide a plated hole for an NC pin.
The pin hole should not be electrically connected to anything.
NMI Pin
NMI is an input from the system that causes a non-maskable
interrupt.
PGA Orientation Pins
No pin is present at pin locations A1 and AN1. Motherboard
designers should not allow for a PGA socket pin at these
locations.
相關(guān)PDF資料
PDF描述
A1A1-0001-01 FEMALE, RF STRAIGHT ADAPTER
A213SYZQ TOGGLE SWITCH, SP3T, LATCHED AND MOMENTARY, 2A, 30VDC, PANEL MOUNT-THREADED
A22E-MK-11 PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT
A22E-SK-11 PUSHBUTTON SWITCH, SPST, MOMENTARY, 10A, 24VDC, PANEL MOUNT
A22K-2AL-11 ROTARY SWITCH-2POSITIONS, SPST, LATCHED, PANEL MOUNT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
A1400HS 20 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL
A1400HS 20EG 制造商:Thomas & Betts 功能描述:1/2 SLOT CHANNEL
A1400HS KIT 制造商:Thomas & Betts 功能描述:6" LENGTH STRUT, GOLDGALV
A1400P 10 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL
A1400P 10HDG 制造商:Thomas & Betts 功能描述:PUNCHED CHANNEL