- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25570 > 9LPRS535BFLF (INTEGRATED DEVICE TECHNOLOGY INC) SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9LPRS535BFLF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 封裝： | 0.300 INCH, MO-118, SSOP-48 |
| 文件頁數(shù)： | 5/17頁 |
| 文件大?。?/td> | 216K |
| 代理商： | 9LPRS535BFLF |
13
Integrated
Circuit
Systems, Inc.
ICS9LPRS535
Datasheet
1461A—07/28/09
Byte 8 Device ID and Output Enable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
Device_ID3
R
0
6
Device_ID2
R
1
5
Device_ID1
R
1
4
Device_ID0
R
0
3
Reserved
RW
-
0
2
Reserved
RW
-
0
1
SE1_OE
Output enable for SE1
RW
Disabled
Enabled
1
0
Reserved
RW
-
0
Byte 9 Output Control Register
Bit
Pin
Name
Description
Type
0
1
Default
7
PCIF5 STOP EN
Allows control of PCIF5 with assertion of PCI_STOP#
RW
Free running
Stops with
PCI_STOP#
assertion
0
6
TME_Readback
Truested Mode Enable (TME) strap status
R
normal operation
no overclocking
0
5
REF Strength
Sets the REF output drive strength
RW
1X (2Loads)
2X (3 Loads)
1
4
Test Mode Select
Allows test select, ignores REF/FSC/TestSel
RW
Outputs HI-Z
Outputs = REF/N
0
3
Test Mode Entry
Allows entry into test mode, ignores FSB/TestMode
RW
Normal operation
Test mode
0
2
IO_VOUT2
IO Output Voltage Select (Most Significant Bit)
RW
1
IO_VOUT1
IO Output Voltage Select
RW
0
IO_VOUT0
IO Output Voltage Select (Least Significant Bit)
RW
1
Byte 10 Stop Enable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
SRC5_EN Readback
Readback of SRC5 enable latch
R
CPU/PCI Stop
Enabled
SRC5 Enabled
Latch
6
Reserved
RW
TBD
0
5
Reserved
RW
TBD
0
4
Reserved
RW
TBD
0
3
Reserved
RW
TBD
0
2
Reserved
RW
TBD
0
1
CPU 1 Stop Enable
Enables control of CPU1 with CPU_STOP#
RW
Free Running
Stoppable
1
0
CPU 0 Stop Enable
Enables control of CPU 0 with CPU_STOP#
RW
Free Running
Stoppable
1
Byte 11 iAMT Enable Register
Bit
Pin
Name
Description
Type
0
1
Default
7
Reserved
RW
-
0
6
Reserved
RW
-
0
5
WOL_STOP_EN
Enable 25MHz WLAN clock during M1 or Power Down.
This bit is sticky 1.
RW
25MHz disabled in
Powerdown or M1
25MHz enabled in
Powerdown or M1
NOTE
4
Reserved
RW
-
1
3
CPU2_AMT_EN
M1 mode clk enable, only if ITP_EN=1
RW
Disable
Enable
0
2
CPU1_AMT_EN
M1 mode clk enable
RW
Disable
Enable
1
PCI-E_GEN2
Determines if PCI-E Gen2 compliant
R
non-Gen2
PCI-E Gen2
Compliant
1
0
CPU 2 Stop Enable
Enables control of CPU 2 (ITP)with CPU_STOP#
RW
Free Running
Stoppable
1
Note Rev B device default is 0. Rev C device is 1
Byte 12 Byte Count Register
Bit
Pin
Name
Description
Type
0
1
Default
7
Reserved
RW
0
6
Reserved
RW
0
5
BC5
RW
0
4
BC4
RW
0
3
BC3
RW
1
2
BC2
RW
1
BC1
RW
0
BC0
RW
1
Read Back byte count register,
max bytes = 32
Reserved
Table of Device identifier codes, used for
differentiating between CK505 package options, etc.
See Device ID Table
See Table 3: V_IO Selection
(Default is 0.8V)
Byte count is 13 decimal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 9LPRS535CFLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS535CGLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545BGLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545CGLF | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
| 9LPRS545BFLFT | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9LPRS535BFLFT | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS535BGLF | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 9LPRS535BGLFT | 制造商:Integrated Device Technology Inc 功能描述:48-PIN CK505 FOR INTEL SYSTEMS 制造商:Integrated Device Technology Inc 功能描述:48 TSSOP (LEAD FREE) - Tape and Reel |
| 9LPRS535CFLF | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:48-pin CK505 for Intel Systems |
| 9LPRS535CFLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:48-pin CK505 for Intel Systems |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。