參數資料
型號: 9601-11
廠商: PEREGRINE SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: 2200 MHz UltraCMOS⑩ Integer-N PLL for Rad Hard Applications
中文描述: PHASE LOCKED LOOP, CQCC44
封裝: CERAMIC, QFJ-44
文件頁數: 12/14頁
文件大?。?/td> 257K
代理商: 9601-11
Product Specification
PE9601
Page 7 of 14
Document No. 70-0025-05
│ www.psemi.com
2005 Peregrine Semiconductor Corp. All rights reserved.
Table 6. AC Characteristics
VDD = 3.0 V, -40° C < TA < 85° C, unless otherwise specified
Symbol
Parameter
Test Program Name
Conditions
Min
Max
Units
Control Interface and Latches (see Figure 5 and Figure 6)
fClk
Serial data clock frequency
(Note 1)
10
MHz
tClkH
Serial clock HIGH time
t_clk_H (s)
30
ns
tClkL
Serial clock LOW time
t_clk_L (s)
30
ns
tDSU
Sdata set-up time after Sclk rising
edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR, E_WR
rising edge
t_dsu_”xxx” (s) where
“xxx” is name of pin being
tested
10
ns
tDHLD
Sdata hold time after Sclk rising
edge, D[7:0] hold time to M1_WR,
M2_WR, A_WR rising edge
t_dhid_”xxx” (s) where
“xxx” is name of pin being
tested
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR,
E_WR pulse width
t_pw_”xxx” (s) where “xxx”
is name of pin being
tested
30
ns
tCWR
Sclk rising edge to S_WR rising
edge. S_WR, M1_WR, M2_WR,
A_WR falling edge to Hop_WR
rising edge
t_cwr_”xxx” (s) where
“xxx” is name of pin being
tested
30
ns
tCE
Sclk falling edge to E_WR
transition
t_ce (s)
30
ns
tWRC
S_WR falling edge to Sclk rising
edge. Hop_WR falling edge to
S_WR, M1_WR, M2_WR, A_WR
rising edge
t_wrc_”xxx” (s) where
“xxx” is name of pin being
tested
30
ns
tEC
E_WR transition to Sclk rising
edge
t_ec (s)
30
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
RF_sens
200
2200
MHz
PFin
Input level range
RF_sens
External AC coupling
0
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
20
220
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
Fc_sens
(Note 3)
100
MHz
Pfr
Reference input power (Note 2)
Fc_sens
Single ended input
-2
dBm
Phase Detector
fc
Comparison frequency
(Note 3)
20
MHz
Note 1:
Fclk is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify Fclk
specification.
Note 2:
CMOS logic levels can be used to drive reference input if DC coupled. Voltage input needs to be a minimum of 0.5Vp-p.
Note 3:
Parameter is guaranteed through characterization only and is not tested.
相關PDF資料
PDF描述
963-4022-A1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-B1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-C1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-D1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
963-4022-E1A STRAIGHT BOARD STACKING CONNECTOR, SOLDER
相關代理商/技術參數
參數描述
96011114 制造商:ROSE+BOPLA (Pheonix Meanco) 功能描述:BOX POLY 3.50X3.15X1.85" GREY
96011115 功能描述:BOX PLASTIC GRAY 3.5"L X 3.15"W 制造商:rose bopla 系列:Bocube 零件狀態(tài):有效 容器類型:盒 大小/尺寸:3.504" 長 x 3.150" 寬(89.00mm x 80.00mm) 高度:1.850"(46.99mm) 面積(L x W):11.0"(71cm) 設計:鉸鏈式門,蓋 材料:塑料 - 聚碳酸酯 顏色:灰 厚度:- 特性:阻燃,PCB 支撐 等級:IP66,IP67 材料可燃性等級:UL94 V-0 發(fā)貨信息:從 Digi-Key 運送 重量:- 標準包裝:1
960111-6202-AR 功能描述:集管和線殼 11P STR SR BDMNT SKT 3.0MM TAIL/7.1MMBODY RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
960111-6303-AR 功能描述:集管和線殼 11P STR SR BDMNT SKT 3.5MM TAIL/8.5MMBODY RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
960111-7102-AR 功能描述:集管和線殼 11P SIDE ENT SR SKT RoHS:否 產品種類:1.0MM Rectangular Connectors 產品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數量:16 排數:1 安裝風格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector