參數(shù)資料
型號(hào): 952601YGLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-56
文件頁(yè)數(shù): 15/25頁(yè)
文件大?。?/td> 227K
代理商: 952601YGLFT
IDTTM
Progammable Timing Control HubTM for Next Gen P4TM Processor
701J—01/25/10
ICS952601
Programmable Timing Control HubTM for Next Gen P4TM Processor
22
PCI_STOP Asserted
SRC_Stop = Tristate, SRC_Pwrdwn = Tristate
PCI_Stop#
1.8mS
PWRDWN#
PCI (Free Running)
CPU (Free Running)
CPU# (Free Running)
SRC (Stoppable)
SRC# (Stoppable)
Notes:
1. When SRC_Pwrdwn and SRC_Stop are set to tristate, the clock chip will tristate outputs during the assertion of PCI_Stop#
and PWRDWN#.
2. In the case that PCI_Stop# is de-asserted during the 1.8mS PWRDWN# de-assertion resume delay, the clock chip can
sample the PCI_Stop# high with the internal rising edges of CPU clock#. This will result in SRC clocks resuming
immediately after the 1.8mS window expires. This applies to all control register bit changes as well.
3. Tristate outputs are pulled low by output termination resistors as shown here.
相關(guān)PDF資料
PDF描述
952601YFLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
952703BF 217.9 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952801CFLFT 293.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952807 MODULAR TERMINAL BLOCK
9528090000 10 A, MODULAR TERMINAL BLOCK, 1 DECK
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
952606PFLF 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Synthesizer Dual 48-Pin SSOP Tube
9526-1000-60 制造商:Belden Inc 功能描述:Shielded Paired Cable Number of Conducto
952618BFLF 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF GENERAL PURPOSE SEMICONDUCTORS - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF General Purpose Semiconductors
952620CFLF 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK
952620CFLFT 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK