- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25515 > 952601YFLFT (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 952601YFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, 0.25 INCH PITCH, ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁數(shù)： | 3/25頁 |
| 文件大?。?/td> | 227K |
| 代理商： | 952601YFLFT |
IDTTM
Progammable Timing Control HubTM for Next Gen P4TM Processor
701J—01/25/10
ICS952601
Programmable Timing Control HubTM for Next Gen P4TM Processor
11
I
2C Table: Read-Back Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
RESERVED
-
X
Bit 6
RESERVED
-
X
Bit 5
RESERVED
-
X
Bit 4
RESERVED
-
X
Bit 3
PCI_STOP#
PCI STOP# Read
Back
RX
Bit 2
CPU_STOP#
CPU STOP Read
Back
RX
Bit 1
FSB
Freq Select 1 Read
Back
RX
Bit 0
FSA
Freq Select 0 Read
Back
RX
I
2C Table: Spreading and Device Behavior Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRC/SRC#
SRC Free-Running
Control
RW
FREE-RUN
STOPPABLE
0
Bit 6
SRC
Output Control
RW
Disable
Enable
1
Bit 5
CPUT2/CPUC2
RW
FREE-RUN
STOPPABLE
1
Bit 4
CPUT1/CPUC1
RW
FREE-RUN
STOPPABLE
1
Bit 3
CPUT0/CPUC0
RW
FREE-RUN
STOPPABLE
1
Bit 2
CPUT2/CPUC2
Output Control
RW
Disable
Enable
1
Bit 1
CPUT1/CPUC1
Output Control
RW
Disable
Enable
1
Bit 0
CPUT0/CPUC0
Output Enable
RW
Disable
Enable
1
I
2C Table: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRC_PD#
Drive Mode
0: Driven in PD#
RW
Driven
Hi-Z
0
Bit 6
SRC_Stop#
Drive Mode
0: Driven in
PCI_Stop#
RW
Driven
Hi-Z
0
Bit 5
CPUT2_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 4
CPUT1_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 3
CPUT0_PD# Drive
Mode
RW
Driven
Hi-Z
0
Bit 2
CPUT2_Stop Drive
Mode
RW
Driven
Hi-Z
0
Bit 1
CPUT1_Stop Drive
Mode
RW
Driven
Hi-Z
0
Bit 0
CPUT0_Stop Drive
Mode
RW
Driven
Hi-Z
0
43,44
40,41
46,47
43,44
40,41
46,47
CPU FREE-
RUNNING
CONTROL
43,44
40,41
46,47
Byte 1
37,38
46,47
43,44
40,41
Byte 2
37,38
Byte 0
-
RESERVED
-
RESERVED
-
RESERVED
0:driven when
stopped
1: Tri-stated
0:driven in PD#
1: Tri-stated
-
READBACK
READBACK of CPU(2:0)
Frequency
READBACK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 952703BF | 217.9 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 952801CFLFT | 293.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 952807 | MODULAR TERMINAL BLOCK |
| 9528090000 | 10 A, MODULAR TERMINAL BLOCK, 1 DECK |
| 952830 | MODULAR TERMINAL BLOCK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 952601YGLFT | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor |
| 952606PFLF | 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Synthesizer Dual 48-Pin SSOP Tube |
| 9526-1000-60 | 制造商:Belden Inc 功能描述:Shielded Paired Cable Number of Conducto |
| 952618BFLF | 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF GENERAL PURPOSE SEMICONDUCTORS - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF General Purpose Semiconductors |
| 952620CFLF | 制造商:Integrated Device Technology Inc 功能描述:PC MAIN CLOCK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。