參數(shù)資料
型號： 951413CFLFT
廠商： INTEGRATED DEVICE TECHNOLOGY INC
元件分類： 時鐘產(chǎn)生/分配
英文描述： 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝： 0.300 INCH, 0.025 INCH PITCH, GREEN, MO-118, SSOP-56
文件頁數(shù)： 2/26頁
文件大?。?/td> 257K
代理商： 951413CFLFT
10
Integrated
Circuit
Systems, Inc.
ICS951413
0929D—10/30/06
SMBus Table: SRCCLK(7:3,0), CLKREQA# Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
SRCCLK7
RW
Disable
Enable
1
Bit 6
SRCCLK6
RW
Disable
Enable
1
Bit 5
SRCCLK5
RW
Disable
Enable
1
Bit 4
SRCCLK4
RW
Disable
Enable
1
Bit 3
SRCCLK3
RW
Disable
Enable
1
Bit 2
SRCCLK0
RW
Disable
Enable
1
Bit 1
REQASRC3
CLKREQA# Controls
SRC3
RW
Does not
control
Controls
0
Bit 0
REQASRC0
CLKREQA# Controls
SRC0
RW
Does not
control
Controls
0
SMBus Table: SRCCLK(3,0), ATIGCLK Output Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
REQASRC7
CLKREQA# Controls
SRC7
RW
Does not
control
Controls
0
Bit 6
REQASRC6
CLKREQA# Controls
SRC6
RW
Does not
control
Controls
0
Bit 5
REQASRC5
CLKREQA# Controls
SRC5
RW
Does not
control
Controls
0
Bit 4
REQASRC4
CLKREQA# Controls
SRC4
RW
Does not
control
Controls
0
Bit 3
ATIGCLK1
RW
Disabled
Enabled
1
Bit 2
ATIGCLK0
RW
Disabled
Enabled
1
Bit 1
Differential
Output Disable
Mode
Hi-Z or driven when
disabled
RW
Driven
Hi-Z
0
Bit 0
USB_48Str
48MHz Strength Control
RW
1X
2X
1
NOTE: Do NOT simultaneously select CLKREQA# and CLKREQB# to control an SRC output.
Behavior of the device is undefined under these conditions.
SMBus Table: Output Drive and ATIG Frequency Control Register
Pin #
Name
Control Function
Type
0
1
PWD
Bit 7
REF2Str
REF2 Strength Control
RW
1X
2X
1
Bit 6
CPU2_Stop_En
RW
Free-Run
Stoppable
1
Bit 5
CPU1_Stop_En
RW
Free-Run
Stoppable
1
Bit 4
SRCFS4
(SS_EN)
Freq Select Bit 4
(SS_EN)
RW
0
Bit 3
SRCFS3
Freq Select Bit 3
RW
0
Bit 2
SRCFS2
Freq Select Bit 2
RW
0
Bit 1
SRCFS1
Freq Select Bit 1
RW
0
Bit 0
SRCFS0
Freq Select Bit 0
RW
0
NOTE: CPU(1:2)_Stop_En (Byte5, bit 6:5) only exist in devices with REV ID = 2 or higher
Output Enable
These outputs cannot
be controlled by
CLKREQ# pins.
30,29
CPU, SRC,
ATIG
4
16,17
18,19
22,23
27,28
24,25
34,33
Byte 4
12,13
Master Output control.
Enables or disables
output, regardless of
CLKREQ# inputs.
16,17
18,19
22,23
24,25
34,33
Byte 3
12,13
Byte 5
52
41,40
43,42
-
See Table 2 SRC
Frequency Selection
-
0 = CPU is free-run
1 = CPU is stopped by
CPU_STOP#
相關(guān)PDF資料
PDF描述
951413CFLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
951416AGLF 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
951416AFLF 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
951416AGLFT 220 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
951462YGLFT PROC SPECIFIC CLOCK GENERATOR, PDSO64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
951413CGLF 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Triple 56-Pin TSSOP Tube
951413CGLFT 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Triple 56-Pin TSSOP T/R
951414-2011309-AR-PT 功能描述:集管和線殼 14P BD STCK HDR 2R STRT SMT 10U AU RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
951414-2011309-AR-TP 功能描述:集管和線殼 14P BD STCK HDR 2R STRT SMT 10U AU RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
951414-2011409-AR-PT 功能描述:集管和線殼 14P BD STCK HDR 2R STRT SMT 10U AU RoHS:否 產(chǎn)品種類:1.0MM Rectangular Connectors 產(chǎn)品類型:Headers - Pin Strip 系列:DF50 觸點類型:Pin (Male) 節(jié)距:1 mm 位置/觸點數(shù)量:16 排數(shù):1 安裝風(fēng)格:SMD/SMT 安裝角:Right 端接類型:Solder 外殼材料:Liquid Crystal Polymer (LCP) 觸點材料:Brass 觸點電鍍:Gold 制造商:Hirose Connector
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*