參數(shù)資料
型號(hào): 935270253112
廠商: NXP SEMICONDUCTORS
元件分類: 鎖存器
英文描述: LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO48
封裝: 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
文件頁數(shù): 5/8頁
文件大小: 65K
代理商: 935270253112
Philips Semiconductors
Product data
HSTL16918
9-bit to 18-bit HSTL-to-LVTTL memory address latch
2001 Jun 16
5
ELECTRICAL CHARACTERISTICS
Over recommended operating free-air temperature range (unless otherwise noted).
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS
Min
Typ 1
Max
UNIT
VIK
VCC = 3.15 V; II = –18 mA
–1.2
V
VOH
VCC = 3.15 V; IOH = –24 mA
2.4
V
VOL
VCC = 3.15 V; IOL = 24 mA
0.5
V
Control inputs
VCC = 3.45 V; VI = 0 or 1.5 V
±5
A
II
Data inputs
VCC = 3.45 V; VI = 0 or 1.5 V
±5
A
VREF
VCC = 3.45 V; VREF = 0.68 V or 0.9 V
90
A
ICC
VCC = 3.45 V; VI = 0 or 1.5 V
50
100
mA
C
Control inputs
VCC = 0 or 3.3 V; VI = 0 or 3.3 V
2
pF
CI
Data inputs
VCC = 0 or 3.3 V; VI = 0 or 3.3 V
2.5
pF
CO
Outputs
VCC = 0 V; VO = 0 V
4
pF
NOTE:
1. All typical values are at VCC = 3.3 V; Tamb = 25 °C.
TIMING REQUIREMENTS
Over recommended operating free-air temperature range (unless otherwise noted).
SYMBOL
PARAMETER
TEST CONDITIONS
VCC = 3.3 V ±0.15 V
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS
Min
Max
UNIT
tw
Pulse duration
LE LOW (Figure 1)
3
ns
tsu
Setup time
D before LE
↑ (Figure 2)
2
ns
th
Hold time
D after LE
↑ (Figure 2)
1
ns
tldr
Data race condition time 1
D after LE
0
ns
NOTE:
1. This is the maximum time after LE switches LOW that the data input can return to the latched state from the opposite state without producing
a glitch on the output.
SWITCHING CHARACTERISTICS
Over recommended operating free-air temperature range; VREF = 0.75 V.
SYMBOL
PARAMETER
FROM
TO
VCC = 3.3 V ±0.15 V
UNIT
SYMBOL
PARAMETER
(INPUT)
(OUTPUT)
Min
Max
UNIT
t
Propagation delay (Figure 3)
D
Q
1.9
3.4
ns
tpd
Propagation delay (Figure 3)
LE
Q
1.9
4.2
ns
SIMULTANEOUS SWITCHING CHARACTERISTICS
Over recommended operating free-air temperature range; VREF = 0.75 V
SYMBOL
PARAMETER
FROM
TO
VCC = 3.3 V ±0.15 V
UNIT
SYMBOL
PARAMETER
(INPUT)
(OUTPUT)
Min
Max
UNIT
t
Propagation delay; all outputs switching
D
Q
1.9
4.4
ns
tpd
gy
g
(Figure 3)
LE
Q
1.9
5.2
ns
相關(guān)PDF資料
PDF描述
935270265512 ALVC/VCX/A SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO80
935270330118 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20
935270331112 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20
935270331118 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20
935270330112 3 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA
935270793557 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA