- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄36339 > 935268832557 (NXP SEMICONDUCTORS) COLOR SIGNAL DECODER, PQFP160 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935268832557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | COLOR SIGNAL DECODER, PQFP160 |
| 封裝： | 28 X 28 MM, 3.40 MM HEIGHT, LEAD FREE, PLASTIC, MS-022, SOT322-2 , QFP-160 |
| 文件頁(yè)數(shù)： | 136/178頁(yè) |
| 文件大?。?/td> | 988K |
| 代理商： | 935268832557 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)當(dāng)前第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)
2004 Jul 22
60
Philips Semiconductors
Product specication
Multistandard video decoder with adaptive
comb lter and component video input
SAA7118
Table 14 Vertical phase offset usage; assignment of the phase offsets
Notes
1. Case 1: OFIDC[90H[6]] = 0; scaler input field ID as output ID; back-end interprets output field ID at logic 0 as upper
output lines.
2. Case 2: OFIDC[90H[6]] = 1; task status bit as output ID; back-end interprets output field ID at logic 0 as upper output
lines.
3. Case 3: OFIDC[90H[6]] = 1; task status bit as output ID; back-end interprets output field ID at logic 1 as upper output
lines.
DETECTED INPUT
FIELD ID
TASK STATUS BIT
VERTICAL PHASE
OFFSET
CASE
EQUATION TO BE USED
0 = upper lines
0
YPY0[7:0] and
YPC0[7:0]
case 1(1) UP-UP (PHO)
case 2(2) UP-UP
case 3(3) UP-LO
0 = upper lines
1
YPY1[7:0] and
YPC1[7:0]
case 1
UP-UP (PHO)
case 2
UP-LO
case 3
UP-UP
1 = lower lines
0
YPY2[7:0] and
YPC2[7:0]
case 1
LO-LO
case 2
LO-UP
case 3
LO-LO
1 = lower lines
1
YPY3[7:0] and
YPC3[7:0]
case 1
LO-LO
case 2
LO-LO
case 3
LO-UP
PHO
YSCY[15:0]
64
-------------------------------
16
–
+
PHO
YSCY[15:0]
64
-------------------------------
16
–
+
8.5
VBI data decoder and capture
(subaddresses 40H to 7FH)
The SAA7118 contains a versatile VBI data decoder.
The implementation and programming model is in
accordance with the VBI data slicer built into the
multimedia video data acquisition circuit SAA5284.
The circuitry recovers the actual clock phase during the
clock run-in period, slices the data bits with the selected
data rate, and groups them into bytes. The result is
buffered into a dedicated VBI data FIFO with a capacity of
2
× 56 bytes (2 × 14 Dwords). The clock frequency, signal
source, field frequency and accepted error count must be
defined in subaddress 40H.
The supported VBI data standards are shown in Table 15.
For lines 2 to 24 of a field, per VBI line, 1 of 16 standards
can be selected (LCR24_[7:0] to LCR2_[7:0] in 57H[7:0] to
41H[7:0]: 23
× 2 × 4 bit programming bits).
The definition for line 24 is valid for the rest of the
corresponding field, normally no text data (video data)
should be selected there (LCR24_[7:0] = FFH) to stop the
activity of the VBI data slicer during active video.
To adjust the slicers processing to the input signal source,
there are offsets in the horizontal and vertical direction
available: parameters HOFF[10:0] 5BH[2:0] 59H[7:0],
VOFF[8:0] 5BH[4] 5AH[7:0] and FOFF[5BH[7]].
Contrary to the scalers counting, the slicers offsets define
the position of the H and V trigger events related to the
processed video field. The trigger events are the falling
edge of HREF and the falling edge of V123 from the
decoder processing part.
The relationship of these programming values to the input
signal and the recommended values are given in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935273916518 | COLOR SIGNAL DECODER, PBGA156 |
| 935273916557 | COLOR SIGNAL DECODER, PBGA156 |
| 935268460118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459115 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
| 935268459118 | 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
| 935269987557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557 |
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。