參數(shù)資料
型號： 935267395557
廠商： NXP SEMICONDUCTORS
元件分類： 顏色信號轉換
英文描述： COLOR SIGNAL DECODER, PBGA156
封裝： 15 X 15 MM, 1.15 MM HEIGHT, PLASTIC, MS-034, SOT-472-1, BGA-156
文件頁數(shù)： 147/178頁
文件大?。?/td> 988K
代理商： 935267395557
2004 Jul 22
70
Philips Semiconductors
Product specication
Multistandard video decoder with adaptive
comb lter and component video input
SAA7118
9.2
Audio clock signals
The SAA7118 also synchronizes the audio clock and
sampling rate to the video frame rate, via a very slow PLL.
This ensures that the multimedia capture and compression
processes always gather the same predefined number of
samples per video frame.
An audio master clock AMCLK and two divided clocks
ASCLK and ALRCLK are generated:
ASCLK: can be used as audio serial clock
ALRCLK: audio left/right channel clock.
The ratios are programmable; see Section 8.7.
Table 26 Audio clock pin description
Note
1. Pin numbers for QFP160 in parenthesis.
SYMBOL PIN(1) I/O
DESCRIPTION
BIT
AMCLK
P11
(72)
O
audio master clock output
ACPF[17:0] 32H[1:0] 31H[7:0] 30H[7:0] and
ACNI[21:0] 36H[5:0] 35H[7:0] 34H[7:0]
AMXCLK
M12
(76)
I
external audio master clock input for the clock
division circuit, can be directly connected to
output AMCLK for standard applications
ASCLK
N11
(74)
O
serial audio clock output, can be synchronized
to rising or falling edge of AMXCLK
SDIV[5:0] 38H[5:0] and SCPH[3AH[0]]
ALRCLK
P12
(75)
O
audio channel (left/right) clock output, can be
synchronized to rising or falling edge of ASCLK
LRDIV[5:0] 39H[5:0] and LRPH[3AH[1]]
9.3
Clock and real-time synchronization signals
For the generation of the line-locked video (pixel) clock
LLC, and of the frame-locked audio serial bit clock, a
crystal accurate frequency reference is required. An
oscillator is built-in for fundamental or third harmonic
crystals. The supported crystal frequencies are
32.11 or 24.576 MHz (defined during reset by strapping
pin ALRCLK).
Alternatively pin XTALI can be driven from an external
single-ended oscillator.
The crystal oscillation can be propagated as a clock to
other ICs in the system via pin XTOUT.
The Line-Locked Clock (LLC) is the double pixel clock of
nominal 27 MHz. It is locked to the selected video input,
generating baseband video pixels according to “ITU
recommendation 601”. In order to support interfacing
circuits, a direct pixel clock (LLC2) is also provided.
The pins for line and field timing reference signals are
RTCO, RTS1 and RTS0. Various real-time status
information can be selected for the RTS pins. The signals
are always available (output) and reflect the
synchronization operation of the decoder part in the
SAA7118. The function of the RTS1 and RTS0 pins can
be defined by bits RTSE1[3:0] 12H[7:4] and RTSE0[3:0]
12H[3:0].
相關PDF資料
PDF描述
935268832557 COLOR SIGNAL DECODER, PQFP160
935273916518 COLOR SIGNAL DECODER, PBGA156
935273916557 COLOR SIGNAL DECODER, PBGA156
935268460118 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
935268459115 1-CHANNEL, SGL POLE SGL THROW SWITCH, PDSO5
相關代理商/技術參數(shù)
參數(shù)描述
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
935269544557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3
935269987557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*