參數(shù)資料
型號: 935262009118
廠商: NXP SEMICONDUCTORS
元件分類: 時鐘產(chǎn)生/分配
英文描述: 100 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 5.30 MM, PLASTIC, MO-150AH, SOT-341-1, SSOP-28
文件頁數(shù): 7/12頁
文件大?。?/td> 81K
代理商: 935262009118
Philips Semiconductors
Product specification
PCK2000M
CK97 (66/100MHz) Mobile System Clock Generator
1998 Sep 29
4
SELECT FUNCTIONS
SEL100/66
SEL0
FUNCTION
NOTES
0
TRI-State
1
0
1
Active 66MHz
1
0
Test mode
1
Active 100MHz
NOTES:
1. Internal decode logic for all two select inputs implemented.
FUNCTION
OUTPUTS
DESCRIPTION
CPU
PCI, PCI_F
REF
Tri-State
Hi-Z
Test mode
TCLK/2
TCLK/6
TCLK
FUNCTION TABLE
SEL 100/66
CPU/PCI RATIO
CPUCLK (0–1)
(MHz)
CPICLK (1–5)
PCICLK_F
(MHz)
REF
(MHz)
0
2
66.66
33.33
14.318
1
3
100
33.33
14.318
CLOCK ENABLE CONFIGURATION
CPUSTOP
PCISTOP
PWRDWN
CPUCLK
PCICLK
PCICLK_F
OTHER
CLOCKS
PLL
OSCILLATOR
X
0
LOW
Stopped
OFF
0
1
LOW
33MHz
Running
0
1
LOW
33MHz
Running
1
0
1
100/66MHz
LOW
33MHz
Running
1
100/66MHz
33MHz
Running
POWER MANAGEMENT REQUIREMENTS
LATENCY
SIGNAL
SIGNAL STATE
NO. OF RISING EDGES OF FREE RUNNING
PCICLK
CPUSTOP
0 (DISABLED)
1
1 (ENABLED)
1
PCISTOP
0 (DISABLED)
1
1 (ENABLED)
1
PWRDWN
1 (NORMAL OPERATION)
3ms
0 (POWER DOWN)
2 MAX
NOTES:
1. Clock ON/OFF latency is defined as the number of rising edges of free running PCICLKs between the clock disable goes HIGH/LOW to the
first valid clock that comes out of the device.
2. Power up latency is when PWRDWN goes inactive (HIGH) to when the first valid clocks are driven from the device.
相關PDF資料
PDF描述
07552-3011 SOCKET D PCB 9 WAY
077552-3000 PLUG D 9 WAY
077552-3001 SOCKET D 9 WAY
077552-3003 BUCHSE SOLDA D EMV LOETKELCH 9POL
077552-3090 STECKER SOLDA D EMV PCB HOR 9POL
相關代理商/技術參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC