- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24795 > 935240740118 (NXP SEMICONDUCTORS) SPECIALTY TELECOM CIRCUIT, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 935240740118 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PDSO20 |
| 封裝： | PLASTIC, SOT-339, SSOP-20 |
| 文件頁數(shù)： | 6/26頁 |
| 文件大?。?/td> | 224K |
| 代理商： | 935240740118 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
1997 Aug 12
14
Philips Semiconductors
Preliminary specication
Frequency Shift Keying (FSK) receiver
UAA3202M
TEST INFORMATION
Tuning procedure for AC tests
1. Turn on the signal generator (fi = 433.92 MHz; no modulation; RF input level = 60 dBm).
2. Tune C6 (RF stage input) to obtain a peak voltage on test point A (see Fig.11).
3. Turn on modulation (fi = 433.92 MHz; fmod = 250 Hz square wave; f = 25 kHz; RF input level = 60 dBm).
4. Check that data is appearing on the data output (pin 11) and proceed with the AC tests.
AC test conditions
Table 2
Test signals
The reference signal level Pref for the following tests is dened as the minimum input level in dBm to give a
BER
≤ 3 × 102 (e.g. 15 bit errors per second for 500 bits/s).
Table 3
Test results
P1 is the maximum available power from signal generator 1 at the input of the test board; P2 is the maximum available
power from signal generator 2 at the input of the test board.
Notes
1. The power-down voltage VPWD alternates between operating mode ON (100 ms) and OFF (100 ms); see Fig.5.
2. Probe of spectrum analyzer connected to test point A.
3. Spectrum analyzer connected to the input of the test board.
TEST
SIGNAL
FREQUENCY
(MHz)
DATA SIGNAL
MODULATION
FREQUENCY
DEVIATION
1
433.92
250 Hz square wave
FM (FSK)
25 kHz
2
433.92
no modulation
3
433.82
no modulation
TEST
GENERATOR
RESULT
12
Sensitivity into pin MXIN
(see Fig.6)
modulated test
signal 1; P1 ≤94 dBm
BER
≤ 3 × 102
(e.g. 15 bit errors per second for 500 bits/s)
Maximum input power
(see Fig.6)
modulated test
signal 1; P1 ≥30 dBm
(minimum Pmax)
BER
≤ 3 × 102
(e.g. 15 bit errors per second for 500 bits/s)
Receiver turn-on time; note 1
test signal 1;
P1 =Pref +10dB
check that the rst 10 bits are correct; error
counting is started 10 ms after PWD
switched to operating mode: ON
Intercept point (mixer + PMA)
see note 2 and Fig.7
test signal 3;
P1 = 55 dBm
test signal 2;
P2 =P1
IP3 = P1 + 12 × IM3 (dB); IP3 ≥38 dBm
Spurious radiation see note 3
and Fig.8
no spurious radiation (25 MHz
1 GHz)
with level higher than
60 dBm
(maximum Pspur)
1 dB compression point
(mixer + PMA) see note 2
and Fig.9
test signal 3;
P11 = 70 dBm;
P12 = 45 dBm
(minimum P1dB)
(Po1 + 70 dB) [Po2 + 45 dB (minimum
P1dB)] ≤ 1 dB, where Po1, Po2 is the output
power for test signals with P11 or P12,
respectively
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 07-001-367-831 | RELAY PCB SPCO 24VDC |
| 07-FXE-12 | RELAY PCB SPCO 12VDC |
| 07-FXE-12M | RELAY PCB SPNO 12VDC |
| 07-FXE-24M | RELAY PCB SPNO 24VDC |
| 07-FXE-5 | RELAY PCB SPCO 5VDC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。