參數(shù)資料
型號: 935211970557
廠商: NXP SEMICONDUCTORS
元件分類: 消費家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝: PLASTIC, SOT-393, QFP-64
文件頁數(shù): 23/67頁
文件大小: 443K
代理商: 935211970557
1998 May 15
3
Philips Semiconductors
Product specication
Video Input Processor (VIP)
SAA7111
1
FEATURES
Four analog inputs, internal analog source selectors,
e.g. 4
× CVBS or 2 × Y/C or (1 × Y/C and 2 × CVBS)
Two analog preprocessing channels
Fully programmable static gain for the main channels or
automatic gain control for the selected CVBS or Y/C
channel
Switchable white peak control
Two built-in analog anti-aliasing filters
Two 8-bit video CMOS analog-to-digital converters
(ADCs)
On-chip clock generator
Line-locked system clock frequencies
Digital PLL for H-sync processing and clock generation
Requires only one crystal (24.576 MHz) for all standards
Horizontal and vertical sync detection
Automatic detection of 50/60 Hz field frequency and
automatic switching between standards PAL and NTSC
Luminance and chrominance signal processing for
PAL BGHI, PAL N, PAL M, NTSC M, NTSC N and
NTSC 4.43
User programmable luminance peaking or aperture
correction
Cross-colour reduction for NTSC by chrominance comb
filtering
PAL delay line for correcting PAL phase errors
Real time status information output (RTCO)
Brightness Contrast Saturation (BCS) control on-chip
The YUV (CCIR-601) bus supports a data rate of:
– 864
× fH = 13.5 MHz for 625 line sources
– 858
× fH = 13.5 MHz for 525 line sources.
Data output streams for 16, 12 or 8-bit width with the
following formats:
– 411 YUV (12-bit)
– 422 YUV (16-bit)
– 422 YUV [CCIR-656] (8-bit)
– 565 RGB (16-bit) with dither
– 888 RGB (24-bit) with special application.
720 active samples per line on the YUV bus
One user programmable general purpose switch on an
output pin
Built in line-21 text slicer
Power-on control
Two switchable outputs for the digitized CVBS or Y/C
input signals AD1 (7 to 0) and AD2 (7 to 0) via the
I2C-bus
Chip enable function (reset for the clock generator)
Compatible with memory-based features (line-locked
clock)
Boundary scan test circuit complies with the
IEEE Std. 1149.1
1990 (ID-Code = 0 7111 02 B)
I2C-bus controlled (full read-back ability by an external
controller).
2
APPLICATIONS
Desktop video
Multimedia
Digital television
Image processing
Video phone.
3
GENERAL DESCRIPTION
The Video Input Processor (VIP) is a combination of a
two-channel analog preprocessing circuit including source
selection, anti-aliasing filter and ADC, an automatic clamp
and gain control, a Clock Generation Circuit (CGC), a
digital multi-standard decoder (PAL BGHI, PAL M, PAL N,
NTSC M and NTSC N), a brightness/contrast/saturation
control circuit and a colour space matrix (see Fig.1).
The CMOS circuit SAA7111, analog front-end and digital
video decoder, is a highly integrated circuit for desktop
video applications. The decoder is based on the principle
of line-locked clock decoding and is able to decode the
colour of PAL and NTSC signals into CCIR-601
compatible colour component values. The SAA7111
accepts as analog inputs CVBS or S-video (Y/C) from
TV or VTR sources. The circuit is I2C-bus controlled.
相關(guān)PDF資料
PDF描述
935211970551 SPECIALTY CONSUMER CIRCUIT, PQFP64
935206210518 SPECIALTY CONSUMER CIRCUIT, PQCC68
935206210512 SPECIALTY CONSUMER CIRCUIT, PQCC68
935212530512 COLOR SIGNAL ENCODER, PQCC68
935212530518 COLOR SIGNAL ENCODER, PQCC68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9-352151-3 制造商:TE Connectivity 功能描述:ZP,22C.F.U.SH.44MMW/O LUBE - Tape and Reel 制造商:TE CONNECTIVITY 功能描述:ZP,22C.F.U.SH.44MMW/O LUBE
9-352151-9 制造商:TE Connectivity 功能描述:ZP,22C.F.U.SH.44MM - Bulk
935218-17 制造商:JANCO 功能描述:935218-17
9352370001 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜,導(dǎo)線 - 管理 >> 標(biāo)簽,標(biāo)記 系列:HT-SCE 標(biāo)準(zhǔn)包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準(zhǔn) 標(biāo)簽尺寸:2.00" x 0.25"(50.8mm x 6.4mm) 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點陣打印機 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9
935241-0001 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: