參數(shù)資料
型號(hào): 933728090112
廠商: NXP SEMICONDUCTORS
元件分類: 時(shí)鐘/數(shù)據(jù)恢復(fù)及定時(shí)提取
英文描述: REAL TIME CLOCK, PDIP16
封裝: 0.300 INCH, PLASTIC, SOT-38-4, DIP-16
文件頁(yè)數(shù): 25/28頁(yè)
文件大?。?/td> 136K
代理商: 933728090112
2003 Jan 27
6
Philips Semiconductors
Product specication
Clock/calendar with serial I/O
PCF8573
Table 1
Cycle length of the time counter
Note
1. During February of a leap-year the ‘Time Counter Days’ may be set to 29 by directly writing to it using the ‘execute
address’ function. Leap-years must be tracked by the system software.
UNIT
NUMBER OF BITS
COUNTING CYCLE
CARRY FOR
FOLLOWING UNIT
CONTENT OF MONTH
COUNTER
minutes
7
00 to 59
59
→ 00
hours
6
00 to 23
23
→ 00
days(1)
6
01 to 28
28
→ 01
2
or 29
→ 01
2
01 to 30
30
→ 01
4, 6, 9, 11
01 to 31
31
→ 01
1, 3, 5, 7, 8, 10, 12
months
5
01 to 12
12
→ 01
7.5
Power on/power fail detection
If the voltage VDD VSS1 falls below a certain value, the
operation of the clock becomes undefined. Therefore a
warning signal is required to indicate that faultless
operation of the clock is not guaranteed. This information
is latched in a flag called POWF (Power Fail) and remains
latched after restoration of the correct supply voltage until
a write sequence with EXECUTE ADDRESS has been
received. The flag POWF can be set by an internally
generated power fail level-discriminator signal for
applications with (VDD VSS1) greater than VTH1,orbyan
externally generated power fail signal for applications with
(VDD VSS1) less than VTH1. The external signal must be
applied to the input PFIN. The input stage operates with
signals of slow rise and fall times. Internally or externally
controlled POWF can be selected by input EXTPF as
shown in Table 2.
Table 2
Power fail selection
Note
1. 0=VSS1 (LOW); 1 = VDD (HIGH).
The external power fail control operates by absence of the
VDD VSS2 supply. Therefore the input levels applied to
PFIN and EXTPF must be within the range VDD VSS1.
A LOW level at PFIN indicates a power fail. POWF is
readable via the I2C-bus. A power-on reset for the I2C-bus
control is generated on-chip when the supply voltage
VDD VSS2 is less than VTH2.
7.6
Interface level shifters
The level shifters adjust the 5 V operating voltage
(VDD VSS2) of the microcontroller to the internal supply
voltage (VDD VSS1) of the clock/calendar. The oscillator
and counter are not influenced by the VDD VSS2 supply
voltage. If the voltage VDD VSS2 is absent (VDD =VSS2),
the output signal of the level shifter is HIGH because VDD
is the common node of the VDD VSS2 and VDD VSS1
supplies. Because the level shifters invert the input
signals, the internal circuit behaves as if a LOW signal is
present on the inputs. FSET, SEC, MIN and COMP are
CMOS push-pull output stages. The driving capability of
these outputs is lost when the supply voltage
VDD VSS2 =0.
EXTPF(1)
PFIN(1)
FUNCTION
0
power fail is sensed internally
0
1
test mode
1
0
power fail is sensed externally
1
no power fail sensed
相關(guān)PDF資料
PDF描述
933728070118 REAL TIME CLOCK, PDSO16
933728070112 REAL TIME CLOCK, PDSO16
056-000-22-58 REELED LIGHTING SYSTEM RED
933730180652 HC/UH SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO24
056-000-22-59 REELED LIGHTING SYSTEM YELLOW 25 MTRS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
933728100 制造商:Lumberg Automation 功能描述:CONNECTOR, ELWIST 4012 K PG 7, M12, MALE RIGHT ANGLE, 4 POLE, BLACK, FIXCON 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:4way IP67 M12 rewireable r/a plug,4A PG7
933737212 制造商:Lumberg Automation 功能描述:Connector, GDML 2011 LED 24 VR YE BLACK, Valve, Type A, LED, Varistor, Rect
933737212+731531002 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:GDML 24V black socket yell LED diode
933738212+931731002 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:GDML2011 Connector+lamp, 2+E 110V 8A
933739212 制造商:Hirschmann Electronics GmbH & Co Kg 功能描述:GDML 250V black socket yell LED