參數(shù)資料
型號(hào): 9248YF-185LFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 0.209 INCH, ROHS COMPLAINT, SSOP-28
文件頁(yè)數(shù): 11/12頁(yè)
文件大?。?/td> 128K
代理商: 9248YF-185LFT
8
ICS9248- 185
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-185. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-185 internally. The minimum that the PCICLK clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a full high pulse width
guaranteed. PCICLK clock on latency cycles are only three rising PCICLK clocks, off latency is one PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CLK_STOP# is shown in a high (true) state.
CPUCLK
(Internal)
PCICLK_F
(Internal)
PCICLK_F
(Free-running)
CLK_STOP#
PCICLK [6:0]
PCI_STOP#
相關(guān)PDF資料
PDF描述
9248YF-195LF-T 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
051-923-9188 RF Coaxial Connectors
9248YF-20LF PROC SPECIFIC CLOCK GENERATOR, PDSO48
9248YF-65 PROC SPECIFIC CLOCK GENERATOR, PDSO48
9248YF-95LF 124 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9248YF-50-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
9249 制造商:Apex Tool Group 功能描述:PUSH ROD FOR 9290 SERIES PNEUMATIC CUTTER
924922-000 制造商:TE Connectivity 功能描述:Heat Shrink Flexible Molded Boot ST Polyolefin 制造商:TE Connectivity 功能描述:BOOT FLXBL MOD POLYFN - Bulk 制造商:TE Connectivity 功能描述:BOOT MOLDED
924924-000 制造商:TE Connectivity 功能描述:114-WP110X
92495160 制造商:Glenair Inc 功能描述:MICRO-D CONNECTORS - Bulk