參數(shù)資料
型號: 9248YF-185LFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO28
封裝: 0.209 INCH, ROHS COMPLAINT, SSOP-28
文件頁數(shù): 10/12頁
文件大?。?/td> 128K
代理商: 9248YF-185LFT
7
ICS9248- 185
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CLK_STOP# is synchronized by the ICS9248-185. The minimum that the CPU clock is enabled (CLK_STOP# high pulse) is 100
CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in
a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4
CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9248-185.
3. All other clocks continue to run undisturbed.
PCICLK
SDRAM
CPUCLK
CPUCLK _F
SDRAM_F
PCI_STOP# (High)
CLK_STOP#
INTERNAL
CPUCLK
相關(guān)PDF資料
PDF描述
9248YF-195LF-T 140 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
051-923-9188 RF Coaxial Connectors
9248YF-20LF PROC SPECIFIC CLOCK GENERATOR, PDSO48
9248YF-65 PROC SPECIFIC CLOCK GENERATOR, PDSO48
9248YF-95LF 124 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
9248YF-50-T 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for Pentium II Systems
9249 制造商:Apex Tool Group 功能描述:PUSH ROD FOR 9290 SERIES PNEUMATIC CUTTER
924922-000 制造商:TE Connectivity 功能描述:Heat Shrink Flexible Molded Boot ST Polyolefin 制造商:TE Connectivity 功能描述:BOOT FLXBL MOD POLYFN - Bulk 制造商:TE Connectivity 功能描述:BOOT MOLDED
924924-000 制造商:TE Connectivity 功能描述:114-WP110X
92495160 制造商:Glenair Inc 功能描述:MICRO-D CONNECTORS - Bulk