- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223153 > 89HPES8T5AZBBCI (INTEGRATED DEVICE TECHNOLOGY INC) PCI BUS CONTROLLER, PBGA196 PDF資料下載
參數(shù)資料
| 型號： | 89HPES8T5AZBBCI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA196 |
| 封裝： | 15 X 15 MM, 1 MM PITCH, CABGA-196 |
| 文件頁數(shù)： | 3/29頁 |
| 文件大?。?/td> | 622K |
| 代理商： | 89HPES8T5AZBBCI |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
11 of 29
May 7, 2009
IDT 89HPES8T5A Data Sheet
System Clock Parameters
Values based on systems running at recommended supply voltages and operating temperatures, as shown in Tables 13 and 14.
AC Timing Characteristics
Parameter
Description
Min
Typical
Max
Unit
PEREFCLK
RefclkFREQ
Input reference clock frequency range
100
1251
1. The input clock frequency will be either 100 or 125 MHz depending on signal REFCLKM.
MHz
RefclkDC2
2. ClkIn must be AC coupled. Use 0.01 — 0.1 F ceramic capacitors.
Duty cycle of input clock
40
50
60
%
TR, TF
Rise/Fall time of input clocks
0.2*RCUI
RCUI3
3. RCUI (Reference Clock Unit Interval) refers to the reference clock period.
VSW
Differential input voltage swing4
4. AC coupling required.
0.6
1.6
V
Tjitter
Input clock jitter (cycle-to-cycle)
125
ps
Table 9 Input Clock Requirements
Parameter
Description
Min1
Typical1
Max1
Units
PCIe Transmit
UI
Unit Interval
399.88
400
400.12
ps
TTX-EYE
Minimum Tx Eye Width
0.7
.9
UI
TTX-EYE-MEDIAN-to-
MAX-JITTER
Maximum time between the jitter median and maximum
deviation from the median
0.15
UI
TTX-RISE, TTX-FALL
D+ / D- Tx output rise/fall time
50
90
ps
TTX- IDLE-MIN
Minimum time in idle
50
UI
TTX-IDLE-SET-TO-
IDLE
Maximum time to transition to a valid Idle after sending
an Idle ordered set
20
UI
TTX-IDLE-TO-DIFF-
DATA
Maximum time to transition from valid idle to diff data
20
UI
TTX-SKEW
Transmitter data skew between any 2 lanes
500
1300
ps
TBTEn
Time from asserting Beacon TxEn to beacon being trans-
mitted on the lane
30
80
ns
PCIe Receive
UI
Unit Interval
399.88
400
400.12
ps
TRX-EYE (with jitter)
Minimum Receiver Eye Width (jitter tolerance)
0.4
UI
Table 10 PCIe AC Timing Characteristics (Part 1 of 2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 89HPES8T5AZBBC | PCI BUS CONTROLLER, PBGA196 |
| 89RW30 | SCR |
| 89RW40 | SCR |
| 8AF4NLV | 50 A, 400 V, SILICON, RECTIFIER DIODE |
| 8C443 | PIN/Preamp(Datacom, Telecom) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 89HPES8T5AZBBCI8 | 制造商:Integrated Device Technology Inc 功能描述:PCI Express Switch I/O Expansion Switch 8Lanes 5Ports 1-CH 196-Pin CABGA 制造商:Integrated Device Technology Inc 功能描述:PCI EXPRESS SWIT 196CABGA - Tape and Reel |
| 89HPES8T5ZBBC | 制造商:Integrated Device Technology Inc 功能描述:8-LANE 5-PORT PCI EXPRESS SWIT 324CABGA - Trays |
| 89HPES8T5ZBBCG | 制造商:Integrated Device Technology Inc 功能描述:8-LANE 5-PORT PCI EXPRESS SWIT 324CABGA - Trays |
| 89HPES8T5ZHBC | 制造商:Integrated Device Technology Inc 功能描述:PCI EXPRESS SWIT 324CABGA - Bulk |
| 89HPES8T5ZHBCG | 功能描述:接口-I/O擴(kuò)展器 RoHS:否 制造商:NXP Semiconductors 邏輯系列: 輸入/輸出端數(shù)量: 最大工作頻率:100 kHz 工作電源電壓:1.65 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:HVQFN-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。