- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄163301 > 853013AMLFT (INTEGRATED DEVICE TECHNOLOGY INC) 853013 SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 853013AMLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 853013 SERIES, LOW SKEW CLOCK DRIVER, 3 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO20 |
| 封裝： | 7.50 X 12.80 MM, 2.30 MM HEIGHT, ROHS COMPLIANT, MS-013, MO-119, SOIC-20 |
| 文件頁數(shù)： | 2/18頁 |
| 文件大小： | 2109K |
| 代理商： | 853013AMLFT |
ICS853013
LOW SKEW, DUAL,1-TO-3, DIFFERENTIAL-TO-2.5V, 3.3V, 5V LVPECL/ECL FANOUT BUFFER
IDT / ICS 2.5V, 3.3V, 5V LVPECL/ECL FANOUT BUFFER
10
ICS853013AM REV. B OCTOBER 24, 2008
Recommendations for Unused Output Pins
Inputs:
PCLK/nPCLK INPUTS
For applications not requiring the use of a differential input, both
the PCLK and nPCLK pins can be left floating. Though not
required, but for additional protection, a 1k
resistor can be tied
from PCLK to ground. For applications
LVCMOS Control Pins
All control pins have internal pull-ups or pull-downs; additional
resistance is not required but can be added for additional
protection. A 1k
resistor can be used.
Outputs:
LVPECL Outputs
All unused LVPECL outputs can be left floating. We recommend
that there is no trace attached. Both sides of the differential output
pair should either be left floating or terminated.
Termination for 3.3V LVPECL Outputs
The clock layout topology shown below is a typical termination for
LVPECL outputs. The two different layouts mentioned are
recommended only as guidelines.
FOUT and nFOUT are low impedance follower outputs that
generate ECL/LVPECL compatible outputs. Therefore, terminating
resistors (DC current path to ground) or current sources must be
used for functionality. These outputs are designed to drive 50
transmission lines. Matched impedance techniques should be
used to maximize operating frequency and minimize signal
distortion. Figures 3A and 3B show two different layouts which are
recommended only as guidelines. Other suitable clock layouts may
exist and it would be recommended that the board designers
simulate to guarantee compatibility across all printed circuit and
clock component process variations.
Figure 3A. 3.3V LVPECL Output Termination
Figure 3B. 3.3V LVPECL Output Termination
V
CC - 2V
50
50
RTT
Z
o = 50
Z
o = 50
FOUT
FIN
RTT =
Z
o
1
((V
OH + VOL) / (VCC – 2)) – 2
3.3V
125
125
84
84
Z
o = 50
Z
o = 50
FOUT
FIN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8533-7RS12-12P7 | 12 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| 8533-0AS10-06P8 | 6 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| 8533-0AS10-06PN | 6 CONTACT(S), ALUMINUM ALLOY, MALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| 8533-0AS10-06S6 | 6 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
| 8533-0AS10-06S7 | 6 CONTACT(S), ALUMINUM ALLOY, FEMALE, MIL SERIES CONNECTOR, CRIMP, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 853014BG | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN ECL/LVPECL 20-Pin TSSOP Tube 制造商:IDT from Components Direct 功能描述:IDT 853014BG CLOCK MANAGEMENT - Rail/Tube 制造商:IDT 功能描述:IDT 853014BG Clock Management |
| 853015 | 制造商:ERNI Electronics 功能描述:Conn Hard Metric M 110 POS 2mm Press Fit ST Thru-Hole |
| 8530-15184 | 制造商:TENMA 功能描述:PIN TIP PLUG, 2MM, SOLDERLESS, BLACK; Connector Type:Tip Plug; Insulator Color:Black |
| 8530-15185 | 制造商:PRIVATE LABEL 功能描述:SOLDERLESS PIN, TIP PLUG, 2MM, RED |
| 853016 | 制造商:ERNI Electronics 功能描述:Conn Hard Metric M 110 POS 2mm Press Fit ST Thru-Hole |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。