- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1978 > 83336-22 (Peregrine Semiconductor)IC PLL INTEGER-N 3GHZ 44CQFJ PDF資料下載
參數(shù)資料
| 型號： | 83336-22 |
| 廠商： | Peregrine Semiconductor |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL INTEGER-N 3GHZ 44CQFJ |
| 標(biāo)準(zhǔn)包裝： | 500 |
| 系列： | UltraCMOS™ |
| 類型： | 時鐘緩沖器/驅(qū)動器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 軍事應(yīng)用 |
| 輸入： | 時鐘 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3GHz |
| 電源電壓： | 2.85 V ~ 3.15 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-CLCC 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 44-CQFJ（16.51x16.51） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | PE83336 |
Product Specification
PE83336
Page 8 of 12
2010-2012 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0137-05 │ UltraCMOS RFIC Solutions
Main Counter Chain
The main counter chain divides the RF input
frequency, Fin, by an integer derived from the user
defined values in the “M” and “A” counters. It is
composed of the 10/11 dual modulus prescaler,
modulus select logic, and 9-bit M counter. Setting
Pre_en “l(fā)ow” enables the 10/11 prescaler. Setting
Pre_en “high” allows Fin to bypass the prescaler
and powers down the prescaler.
The output from the main counter chain, fp, is
related to the VCO frequency, Fin
equation:
fp = Fin / [10 x (M + 1) + A]
(1)
where A
M + 1, 1 M 511
When the loop is locked, Fin is related to the
reference frequency, fr, by the following equation:
Fin = [10 x (M + 1) + A] x (fr / (R+1))
(2)
where A
M + 1, 1 M 511
A consequence of the upper limit on A is that Fin
must be greater than or equal to 90 x (fr / (R+1)) to
obtain contiguous channels. Programming the M
Counter with the minimum value of “1” will result in
a minimum M Counter divide ratio of “2”.
When the prescaler is bypassed, the equation
becomes:
Fin = (M + 1) x (fr / (R+1))
(3)
where 1
M 511
In Direct Interface Mode, main counter inputs M7
and M8 are internally forced low.
Reference Counter
The reference counter chain divides the reference
frequency, fr, down to the phase detector
comparison frequency, fc.
The output frequency of the 6-bit R Counter is
related to the reference frequency by the following
equation:
fc = fr / (R + 1)
(4)
where 0
R 63
Note that programming R equal to “0” will pass the
reference frequency, fr, directly to the phase
detector.
In Direct Interface Mode, R Counter inputs R4 and
R5 are internally forced low (“0”).
Register Programming
Parallel Interface Mode
Parallel Interface Mode is selected by setting the
Bmode input “l(fā)ow” and the Smode input “l(fā)ow”.
Parallel input data, D[7:0], are latched in a
parallel fashion into one of three, 8-bit primary
register sections on the rising edge of M1_WR,
M2_WR, or A_WR per the mapping shown in
Table 7 on page 9. The contents of the primary
register are transferred into a secondary register
on the rising edge of Hop_WR according to the
timing diagram shown in Figure 5. Data are
transferred to the counters as shown in Table 7
on page 9.
The secondary register acts as a buffer to allow
rapid changes to the VCO frequency. This
double buffering for “ping-pong” counter control
is programmed via the FSELP input. When
FSELP is “high”, the primary register contents
set the counter inputs. When FSELP is “l(fā)ow”, the
secondary register contents are utilized.
Parallel input data, D[7:0], are latched into the
enhancement register on the rising edge of
E_WR according to the timing diagram shown in
Figure 5. This data provides control bits as
shown in Table 8 on page 9 with bit functionality
enabled by asserting the
Enh input “l(fā)ow”.
Serial Interface Mode
Serial Interface Mode is selected by setting the
Bmode input “l(fā)ow” and the Smode input “high”.
While the E_WR input is “l(fā)ow” and the S_WR
input is “l(fā)ow”, serial input data (Sdata input), B0
to B19, are clocked serially into the primary
register on the rising edge of Sclk, MSB (B0)
first. The contents from the primary register are
transferred into the secondary register on the
rising edge of either S_WR or Hop_WR
according to the timing diagram shown in
Figures 5-6. Data are transferred to the counters
as shown in Table 7 on page 9.
The double buffering provided by the primary
and secondary registers allows for “ping-pong”
counter control using the FSELS input. When
FSELS is “high”, the primary register contents
set the counter inputs. When FSELS is “l(fā)ow”, the
secondary register contents are utilized.
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8N3Q001EG-105LCDI8 | IC CLCK OSC QUAD FREQUENCY 5X7 |
| 8N3QV01EG-0109CDI8 | IC VCXO LVPECL QD FREQUENCY 5X7 |
| ABFT-40.000MHZ-T2 | FREQ TRANSLATOR JITTER ATTEN |
| ABMX0127SC | IC OSC 27MHZ 3.3V SMD |
| ACS8944T | IC JITTER ATT MULT PLL 48-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 83336E 009100 | 功能描述:多芯電纜 18AWG 3C SHIELD 100ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control |
| 83336E 0091000 | 功能描述:多芯電纜 18AWG 3C SHIELD 1000ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control |
| 83336E 009500 | 功能描述:多芯電纜 18AWG 3C SHIELD 500ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導(dǎo)體數(shù)量:3 線規(guī) - 美國線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control |
| 83336E-009-100 | 制造商:Belden Inc 功能描述: |
| 83336E-009-500 | 制造商:Belden Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。