5
White Electronic Designs Corporation (508) 485-4000 www.whiteedc.com
White Electronic Designs
CompactFlashTM Cards
CFA45 Series
Symbol
Type
Name and Function
WAIT, IORDY OUTPUT
WAIT: This signal outputs low level for the purpose of delaying memory access cycle or I/O access cycle. In
True IDE Mode this output signal may be used as IORDY. As for this controller, this output is high impedance
state constantly.
INPACK
OUTPUT
INPUT ACKNOWLEDGE: This signal is not used in the memory card mode. The Input acknowledge signal is
asserted by the CF Card when the card is selected and responding to an I/O read cycle at the address that is
on the address bus. This signal is used by the host to control the enable of any input data buffers between the
CF Card and the CPU. In True IDE mode, this output signal is not used and should be connected to VCC at
the host.
BVD1,
INPUT/
BATTERY VOLTAGE DETECTION, STATUS CHANGE, PASS DIAGNOSTIC: In the memory card mode, BVD1
STSCHG,
OUTPUT
outputs the battery voltage status in the card. This card has no battery, so this output is high level constantly.
PDIAG
In the I/O card mode, STSCHG is used for changing the status of the Configuration status register in the
Attribute area, while the card is set I/O card interface. In True IDE Mode, PDIAG is the Pass Diagnostic signal
in the Master/Slave handshake protocol.
VS1, VS2
OUTPUT
VCC VOLTAGE SENSE: These signals are intended to notify the socket of the CF Cards CIS VCC requirement.
VS1 is held low and VS2 is not connected in this card.
CSEL
INPUT
CARD SELECT: This signal is not used in the memory card mode and I/O card mode. This internally pulled up
signal is used to configure this device as a Master or a Slave when configured in the True IDE Mode. When
this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as
a Slave.
INTERFACE SIGNALS DESCRIPTION CONT.
COMPACTFLASHTM/PCMCIA-ATA REGISTER MAPPING ADDRESS.
COMPACTFLASHTM/PCMCIA-ATA I/O MAPPING ADDRESS
REG
Primary I/O
Secondary I/O
Independent I/O
IORD = L
IOWR = L
A[10:0]
A[3:0]
L
1F0H
170H
0H
Read Even Data
Write Even Data
L
1F1H
171H
1H
Error Register
Feature Register
L
1F2H
172H
2H
Sector Count
L
1F3H
173H
3H
Sector Number
L
1F4H
174H
4H
Cylinder Low
L
1F5H
175H
5H
Cylinder High
L
1F6H
176H
6H
Drive/Head
L
1F7H
177H
7H
Status Register
Command
L
-
8H
Duplicate Read Even Data
Duplicate Write Even Data
L
-
9H
Duplicate Read Odd Data
Duplicate Write Odd Data
L
-
0DH
Duplicate Error
Duplicate Feature
L
3F6H
376H
0EH
Alternate Status
Device Control
L
3F7H
377H
0FH
Drive Address
Reserved