參數資料
型號: 78Q8430STEM#DB
廠商: Maxim Integrated Products
文件頁數: 53/88頁
文件大?。?/td> 0K
描述: EVAL BOARD 78Q8430
標準包裝: 1
系列: *
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
57
7.5.3
Setup Transmit Data Register
Name: STDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x008
Bits
Type
Default
Description
31:25
X
Reserved
24
RW
Endian
The network transmit byte order.
Set = big endian (Most significant byte transmit first)
Clear = little endian (Least significant byte transmit first)
23:20
X
Reserved
19:18
RW
00
Start Offset
The number of bytes to ignore on the first data word written for this
buffer. This byte mask is applied any time the Count value is
non-zero. After each time it is applied, however, it is reset to zero such
that it is really only applied on the first write.
17:16
RW
00
End Offset
The number of bytes to ignore on the last data word written for this
buffer. This byte mask is applied any time the Count value is zero.
Unlike the Start Offset, the End Offset is not self clearing. This means
that the End Offset will be applied to all writes to the QUE once the
Count value reaches zero, unless the host clears the End Offset. The
remainder of PSZR will override the End Offset when a write occurs
and the PSZR value is less than four.
15:14
X
Reserved
13:0
RW
0000
Count
The total number of writes needed to complete the buffer minus one.
This counter decrements on each write operation to the QUE. This
counter decrements on each write operation to the QUE until it reaches
zero. The Count value will remain zero until the next host write. The
value written here must be one less than the number of writes in the
buffer so that the Count value will equal zero on the last write and
cause the End Offset to be applied.
Note: The PCWR and PSZR must be set before writing to the STDR.
7.5.4
Transmit Data Register
Name: TDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x00C
Bits
Type
Default
Description
31:0
WO
N/A
Packet Data to Add to the QUE
Data written to this register is added to the QUE to which the register
belongs.
7.5.5
Receive Data Register
Name: RDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x010
Bits
Type
Default
Description
1:0
RO
N/A
Packet Data Read from the QUE
Data read from this register is shifted out of the QUE to which the
register belongs. The RPSR should be consulted to make sure data is
available before reading this register.
相關PDF資料
PDF描述
CM453232-470JL INDUCTOR 47UH 140MA SMD
CM453232-3R9JL INDUCTOR 3.9UH 330MA SMD
UPT2D221MHD CAP ALUM 220UF 200V 20% RADIAL
UVR2V470MHD CAP ALUM 47UF 350V 20% RADIAL
REC6-2415DRW/R8/A CONV DC/DC 6W 18-36VIN +/-15VOUT
相關代理商/技術參數
參數描述
78-R3 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1
78-R4 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標準包裝:1
78RB02 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關 >> DIP 系列:78 特色產品:RDM Series Rotary DIP Switch 標準包裝:70 系列:RDM 電路:十六進制 位置數:16 觸點額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT
78RB02RA 制造商:Grayhill 功能描述:DIP, 2 POS, FLUSH ACTUATOR, SPST, GOLD - Rail/Tube
78RB02RAT 功能描述:SWITCH DIP RECESSED 2POS UNSLD RoHS:是 類別:開關 >> DIP 系列:78 特色產品:RDM Series Rotary DIP Switch 標準包裝:70 系列:RDM 電路:十六進制 位置數:16 觸點額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT