參數(shù)資料
型號: 78Q8430-ARM9-EVM
廠商: Maxim Integrated Products
文件頁數(shù): 73/88頁
文件大小: 0K
描述: EVALUATION MODULE 78Q8430 ARM9
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 1
系列: *
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
75
7.7.2
PHY Control Register – MR0
Bits
Symbol
Type
Default Description
15
RESET
R/WC
0
Reset
Setting this bit to 1 resets the device and sets all registers to
the default states. This bit is self-clearing.
14
LOOPBK
R/W
0
Loopback
When this bit is set to 1, input data at TXD[3:0] is output at
RXD[3:0]. No transmission of data on the network medium
occurs and receive data on the network medium is ignored.
By default, the loopback signal path encompasses most of the
digital functional blocks. This bit allows for diagnostic testing.
13
SPEEDSL
R/W
1
Speed Selection
This bit determines the speed of operation of the 78Q8430
PHY. Setting this bit to 1 indicates 100Base-TX operation and
a 0 indicates 10Base-T mode. This bit will default to 1 upon
reset. When auto-negotiation is enabled, this bit will not be
writable and will have no effect on the 78Q8430 PHY. If
auto-negotiation is not enabled, this bit may be written to force
manual configuration.
12
ANEGEN
R/W
1
Auto-negotiation Enable
The auto-negotiation process is enabled by setting this bit to 1.
This bit will default to 1. If this bit is cleared to 0, manual speed
and duplex mode selection is accomplished through bit 13
(SPEEDSL) and bit 8 (DUPLEX) of the MR0 Control Register.
11
PWRDN
R/W
0
Power-down
The device may be placed in a low power consumption state
by setting this bit to 1. While in the power-down state, the
device will still respond to management transactions.
10
RSVD
R
0
Reserved
9
RANEG
R/WC
0
Restart Auto-negotiation
Normally, the Auto-Negotiation process is started at power up.
The process can be restarted by setting this bit to 1. This bit
is self-clearing.
8
DUPLEX
R/W
1
Duplex Mode
This bit determines whether the device supports full- duplex or
half duplex. A 1 indicates full duplex operation and a 0
indicates half duplex. This bit will default to 1 upon reset.
When auto-negotiation is enabled, this bit will not be writable
and will have no effect on the 78Q8430 PHY. If
auto-negotiation is not enabled, this bit may be written to force
manual configuration.
7
COLT
R/W
0
Collision Test
When this bit is set to 1, the device will assert the COL signal
in response to the assertion of the TX_EN signal. Collision
test is disabled if the PCSBP bit, MR16[1], is high. The
Collision test can be activated regardless of the duplex mode
of operation.
6:0
RSVD
R
0
Reserved
相關(guān)PDF資料
PDF描述
VE-24T-EY-S CONVERTER MOD DC/DC 6.5V 50W
M1YXK-2640K IDC CABLE - MPD26K/MC26F/X
382LX392M200N082 CAP ALUM 3900UF 200V 20% SNAP
M3DEK-2606R IDC CABLE - MKR26K/MC26M/MCE26K
ECM30DCBD-S189 CONN EDGECARD 60POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
78Q8430EBST#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78Q8430STEM#DB 功能描述:以太網(wǎng)開發(fā)工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓:
78-R3 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78-R4 功能描述:3M SCOTCHCAST REENTERABLE SIGNAL 制造商:3m 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
78RB02 功能描述:SWITCH 2 POS DIP RECESSED UNSLD RoHS:否 類別:開關(guān) >> DIP 系列:78 特色產(chǎn)品:RDM Series Rotary DIP Switch 標(biāo)準(zhǔn)包裝:70 系列:RDM 電路:十六進(jìn)制 位置數(shù):16 觸點(diǎn)額定電壓:0.1A @ 42VDC 觸動器類型:用于工具旋轉(zhuǎn) 觸動器電平:凹槽式 安裝類型:通孔 方向:頂部觸動 可清洗:是 其它名稱:EG4977-5RDMAR16PIT