參數(shù)資料
型號： 74HC7046A
廠商： NXP Semiconductors N.V.
英文描述： Phase-locked-loop with lock detector
中文描述： 鎖相回路鎖定探測器
文件頁數(shù)： 3/38頁
文件大?。?/td> 490K
代理商： 74HC7046A
December 1990
3
Philips Semiconductors
Product specification
Phase-locked-loop with lock detector
74HC/HCT7046A
waveforms for the PC1 loop locked at
f
o
are shown in Fig.7.
The frequency capture range (2f
c
) is
defined as the frequency range of
input signals on which the PLL will
lock if it was initially out-of-lock. The
frequency lock range (2f
L
) is defined
as the frequency range of input
signals on which the loop will stay
locked if it was initially in lock. The
capture range is smaller or equal to
the lock range.
With PC1, the capture range depends
on the low-pass filter characteristics
and can be made as large as the lock
range. This configuration retains lock
even with very noisy input signals.
Typical behaviour of this type of
phase comparator is that it can lock to
input frequencies close to the
harmonics of the VCO centre
frequency.
Phase comparator 2 (PC2)
This is a positive edge-triggered
phase and frequency detector. When
the PLL is using this comparator, the
loop is controlled by positive signal
transitions and the duty factors of
SIG
IN
and COMP
IN
are not important.
PC2 comprises two D-type flip-flops,
control-gating and a 3-state output
stage. The circuit functions as an
up-down counter (Fig.5) where SIG
IN
causes an up-count and COMP
IN
a
down-count. The transfer function of
PC2, assuming ripple (f
r
= f
i
) is
suppressed,
is:
V
4
π
where V
DEMOUT
is the demodulator
output at pin 10;
V
DEMOUT
= V
PC2OUT
(via low-pass
filter).
V
DEMOUT
----------
φ
SIGIN
φ
COMPIN
–
(
)
=
The phase comparator gain is:
V
DEMOUT
is the resultant of the initial
phase differences of SIG
IN
and
COMP
IN
as shown in Fig.8. Typical
waveforms for the PC2 loop locked at
f
o
are shown in Fig.9.
When the frequencies of SIG
IN
and
COMP
IN
are equal but the phase of
SIG
IN
leads that of COMP
IN
, the
p-type output driver at PC2
OUT
is held
“ON” for a time corresponding to the
phase difference (
φ
DEMOUT
). When
the phase of SIG
IN
lags that of
COMP
IN
, the n-type driver is held
“ON”.
When the frequency of SIG
IN
is higher
than that of COMP
IN
, the p-type
output driver is held “ON” for most of
the input signal cycle time, and for
the remainder of the cycle both n and
p- type drivers are “OFF” (3-state). If
the SIG
IN
frequency is lower than the
COMP
IN
frequency, then it is the
n-type driver that is held “ON” for
most of the cycle. Subsequently, the
voltage at the capacitor (C2) of the
low-pass filter connected to PC2
OUT
varies until the signal and comparator
inputs are equal in both phase and
frequency. At this stable point the
voltage on C2 remains constant as
the PC2 output is in 3-state and the
VCO input at pin 9 is a high
impedance.
Thus, for PC2, no phase difference
exists between SIG
IN
and COMP
IN
over the full frequency range of the
VCO. Moreover, the power
dissipation due to the low-pass filter is
reduced because both p and n-type
drivers are “OFF” for most of the
signal input cycle. It should be noted
that the PLL lock range for this type of
phase comparator is equal to the
capture range and is independent of
K
p
V
4
π
---------- V r
)
.
=
the low-pass filter. With no signal
present at SIG
IN
the VCO adjusts, via
PC2, to its lowest frequency.
APPLICATIONS
FM modulation and demodulation
Frequency synthesis and
multiplication
Frequency discrimination
Tone decoding
Data synchronization and
conditioning
Voltage-to-frequency conversion
Motor-speed control
相關(guān)PDF資料
PDF描述
74HCT7046A Phase-locked-loop with lock detector(帶鎖檢測的鎖相環(huán))
74HC7080 16-bit even/odd parity generator/checker
74HCT7080 Dual 4-Input Positive-NAND Gates 14-PDIP -40 to 85
74HC7245 Octal bus Schmitt-trigger transceiver; 3-state
74HCT7245 Dual 4-Input Positive-NAND Gates 14-SO -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HC7046AD 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP W/DETECTOR RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74HC7046AD,112 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74HC7046AD,118 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
74HC7046AD/AUJ 制造商:NXP Semiconductors 功能描述:2500 制造商:NXP Semiconductors 功能描述:74HC7046AD/SO16/REEL13//AU - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC PLL W/LOCK DETECTOR 16SOIC 制造商:NXP Semiconductors 功能描述:Phase Locked Loops - PLL Phase-locked-loop w/lock detector
74HC7046ADB 功能描述:鎖相環(huán) - PLL PHASE LOCKED LOOP W/DETECTOR RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*