參數(shù)資料
型號(hào): 74F8963
廠(chǎng)商: NXP Semiconductors N.V.
英文描述: 9-Bit latched bidirectional Futurebus transceivers open-collector
中文描述: 9位鎖存雙向Futurebus收發(fā)器集電極開(kāi)路
文件頁(yè)數(shù): 5/10頁(yè)
文件大?。?/td> 97K
代理商: 74F8963
Philips Semiconductors FAST Products
Product specification
74F8962/8963
9-Bit latched bidirectional Futurebus transceivers
(open-collector)
March 11, 1993
5
FUNCTION TABLE FOR 74F8962
INPUTS
LATCH STATES
OUTPUTS
OPERATING MODE
AIn
Bn*
LEAB
LEBA
OEAB
OEBA
AB
BA
AOn
Bn
H
H
L
L
H
H
H
H
Z
X
L
L
L
L
H
H
L
L
Z
X
B and AO disabled
X
X
H
H
H
H
Qn
Qn
Z
X
H
L
X
L
H
H
Qn
Z
L
AO 3–state, transparent data from AI to B
L
L
X
L
H
L
Qn
Z
H**
X
H
X
L
H
L
Qn
H
L
X
B disabled, transparent data from B to AO
X
L
X
L
H
L
Qn
L
H
X
X
X
H
X
L
H
Qn
Qn
Z
Qn
AO 3–state, latched data to B
X
X
X
H
H
L
Qn
Qn
Qn
X
B disabled, latched to AO
X
X
H
H
L
L
Qn
Qn
Qn
Qn
Latched state to AO and B
H
L
L
L
L
H
L
H
L
Read back from AI to B to AO
L
L
L
L
L
L
H
L
H**
(both latches transparent)
Notes to function table for 74F8962
1. H =
High voltage level
2. L
=
Low voltage level
3. X =
Don’t care
4. –
=
Input not externally driven
5. Z =
High impedance ”off’ state
6. Q
n
=
High or low voltage level one setup time prior to the low–to–high LEXX transition.
7. H**=
Goes to level of pullup voltage.
8. B* =
Precaution should be taken to insure B inputs do not float. If they do they are equal to low state.
FUNCTION TABLE FOR 74F8963
INPUTS
LATCH STATES
OUTPUTS
OPERATING MODE
AIn
Bn*
LEAB
LEBA
OEAB
OEBA
AB
BA
AOn
Bn
H
H
L
L
H
H
L
L
Z
X
L
L
L
L
H
H
H
H
Z
X
B and AO disabled
X
X
H
H
H
H
Qn
Qn
Z
X
H
L
X
L
H
L
Qn
Z
H
AO 3–state, transparent data from AI to B
L
L
X
L
H
H
Qn
Z
L
X
H
X
L
H
L
Qn
L
H
X
B disabled, transparent data from B to AO
X
L
X
L
H
L
Qn
H
L
X
X
X
H
X
L
H
Qn
Qn
Z
Qn
AO 3–state, latched data to B
X
X
X
H
H
L
Qn
Qn
Qn
X
B disabled, latched to AO
X
X
H
H
L
L
Qn
Qn
Qn
Qn
Latched state to AO and B
H
L
L
L
L
L
L
H
H**
Read back from AI to B to AO
L
L
L
L
L
H
L
L
L
(both latches transparent)
Notes to function table for 74F8963
1. H =
High voltage level
2. L
=
Low voltage level
3. X =
Don’t care
4. –
=
Input not externally driven
5. Z =
High impedance ”off” state
6. Q
n
=
High or low voltage level one setup time prior to the low–to–high LEXX transition.
7. H**=
Goes to level of pullup voltage.
8. B* =
Precaution should be taken to insure B inputs do not float. If they do they are equal to low state.
相關(guān)PDF資料
PDF描述
74F8965 9-Bit address/data Futurebus transceiver, ADT
74F8966 9-Bit address/data Futurebus transceiver, ADT
74F978PC Octal D-Type Flip-Flop
74F978QC Octal D-Type Flip-Flop
74F978SC Octal D-Type Flip-Flop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F8965 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:9-Bit address/data Futurebus transceiver, ADT
74F8966 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:9-Bit address/data Futurebus transceiver, ADT
74F899 制造商:FAIRCHILD 制造商全稱(chēng):Fairchild Semiconductor 功能描述:9-Bit Latchable Transceiver with Parity Generator/Checker
74F899_YCB3026T WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F899_YCC3026B WAF 制造商:Fairchild Semiconductor Corporation 功能描述: