- 您現在的位置：買賣IC網 > PDF目錄360436 > 74F597 (NXP Semiconductors N.V.) 8-bit shift register with input storage registers(帶輸入存儲寄存的8位移位寄存器（三態(tài)）) PDF資料下載
參數資料
| 型號： | 74F597 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit shift register with input storage registers(帶輸入存儲寄存的8位移位寄存器（三態(tài)）) |
| 中文描述： | 8位輸入存儲寄存器移位寄存器（帶輸入存儲寄存的8位移位寄存器（三態(tài)）） |
| 文件頁數： | 5/12頁 |
| 文件大?。?/td> | 97K |
| 代理商： | 74F597 |
Philips Semiconductors
Product specification
74F50109
Synchronizing dual J–K positive edge-triggered
flip-flop with metastable immune characteristics
September 14, 1990
5
MEAN TIME BETWEEN FAILURES (MTBF) VERSUS t’
7
8
9
10
10
12
10
11
10
10
10
9
10
8
10
7
10
6
10
14
10
15
= f
C
f
I
t’ in nanoseconds
MTBF in seconds
one year
10
6
10
8
10
10
10
12
one week
10,000 years
100 years
SF00589
NOTE:
V
CC
= 5V, T
amb
= 25
°
C,
τ
=135ps, To = 9.8 X 10
8
sec
Figure 4.
TYPICAL VALUES FOR
τ
AND T
0
AT VARIOUS V
CC
S AND TEMPERATURES
T
amb
= 0
°
C
V
CC
τ
T
0
5.5V
125ps
1.0 X 10
9
sec
1.3 X 10
10
sec
3.4 X 10
13
sec
T
amb
= 25
°
C
T
amb
= 70
°
C
τ
T
0
τ
T
0
138ps
5.4 X 10
6
sec
9.8 X 10
6
sec
5.1 X 10
8
sec
160ps
1.7 X 10
5
sec
3.9 X 10
4
sec
7.3 X 10
4
sec
5.0V
115ps
135ps
167ps
4.5V
115ps
132ps
175ps
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING
SD
RD
CP
J
K
Q
Q
MODE
L
H
X
X
X
H
L
Asynchronous set
H
L
X
X
X
L
H
Asynchronous reset
L
L
X
X
X
H
H
Undetermined*
H
H
↑
↑
↑
X
X
q
q
Hold
H
H
h
l
q
q
Toggle
H
H
h
h
H
L
Load ”1” (set)
H
H
↑
↑
l
l
L
H
Load ”0” (reset)
H
H
l
h
q
q
Hold ’no change”
NOTES:
H =
h
=
High–voltage level
High–voltage level one setup time prior to
low–to–high clock transition
Low–voltage level
Low–voltage level one setup time prior to
low–to–high clock
transition
Lower case indicate the state of the referenced
output prior to the low–to–high clock transition
Don’t care
Low–to–high clock transition
Not low–to–high clock transition
Both outputs will be high if both SD and RD go low
simultaneously
L
l
=
=
q
=
X =
↑
=
↑
=
*
=
相關PDF資料 |
PDF描述 |
|---|---|
| 74F50728 | Synchronizing cascaded dual positive edge-triggered D-type flip-flop |
| 74F50729 | Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics |
| 74F5074 | Synchronizing dual D-type flip-flop/clock driver(同步雙D觸發(fā)器/時鐘驅動器) |
| 74F51SCX | 2/2-input and 3/3-input AND-NOR Gate |
| 74F51SJX | 2/2-input and 3/3-input AND-NOR Gate |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74F598 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit shift register with input storage registers 3-State |
| 74F604 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual octal latch 3-State |
| 74F620 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Inverting Octal Bus Transceiver with 3-STATE Outputs |
| 74F620 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F620N | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。