參數(shù)資料
型號: 74ACT715
廠商: Fairchild Semiconductor Corporation
英文描述: 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85
中文描述: 可編程視頻同步發(fā)生器
文件頁數(shù): 6/14頁
文件大?。?/td> 127K
代理商: 74ACT715
www.fairchildsemi.com
6
7
Addressing Logic
The register addressing logic is composed of two blocks of
logic. The first is the address register and counter
(ADDRCNTR), and the second is the address decode
(ADDRDEC).
ADDRCNTR LOGIC
Addresses for the data registers can be generated by one
of two methods. Manual addressing requires that each byte
of each register that needs to be loaded needs to be
addressed. To load both bytes of all 19 registers would
require a total of 57 load cycles (19 address and 38 data
cycles). Auto Addressing requires that only the initial regis-
ter value be specified. The Auto Load sequence would
require only 39 load cycles to completely program all regis-
ters (1 address and 38 data cycles). In the auto load
sequence the low order byte of the data register will be
written first followed by the high order byte on the next load
cycle. At the time the High Byte is written the address
counter is incremented by 1. The counter has been imple-
mented to loop on the initial value loaded into the address
register. For example: If a value of 0 was written into the
address register then the counter would count from 0 to 18
before resetting back to 0. If a value of 15 was written into
the address register then the counter would count from 15
to 18 before looping back to 15. If a value greater than or
equal to 18 is placed into the address register the counter
will continuously loop on this value. Auto addressing is initi-
ated on the falling edge of LOAD when ADDRDATA is 0
and LHBYTE is 1. Incrementing and loading of data regis-
ters will not commence until the falling edge of LOAD after
ADDRDATA goes to 1. The next rising edge of LOAD will
load the first byte of data. Auto Incrementing is disabled on
the falling edge of LOAD after ADDRDATA and LHBYTE
goes low.
Manual Addressing Mode
Auto Addressing Mode
Cycle #
1
2
3
4
5
6
Load Falling Edge
Enable Manual Addressing
Enable Lbyte Data Load
Enable Hbyte Data Load
Enable Manual Addressing
Enable Lbyte Data Load
Enable Hbyte Data Load
Load Rising Edge
Load Address m
Load Lbyte m
Load Hbyte m
Load Address n
Load Lbyte n
Load Hbyte n
Cycle #
1
2
3
4
5
6
Load Falling Edge
Enable Auto Addressing
Enable Lbyte Data Load
Enable Hbyte Data Load
Enable Lbyte Data Load
Enable Hbyte Data Load
Enable Manual Addressing
Load Rising Edge
Load Start Address n
Load Lbyte (n)
Load Hbyte (n); Inc Counter
Load Lbyte (n
+
1)
Load Hbyte (n
+
1); Inc Counter
Load Address
相關(guān)PDF資料
PDF描述
74ACT715-RPC Programmable Video Sync Generator
74ACT715-RSC 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TVSOP -40 to 85
74ACT715PC Programmable Video Sync Generator
74ACT715SC 8-Bit LVTTL-GTLP Adjustable-Edge-Rate Registered Transceiver with Split LVTTL Port and Feedback Path 48-TSSOP -40 to 85
74ACT715-R Programmable Video Sync Generator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ACT715PC 功能描述:視頻 IC Prog Vid Sync Gen RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
74ACT715PC_Q 功能描述:視頻 IC Prog Vid Sync Gen RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
74ACT715RPC 功能描述:視頻 IC Prog Vid Sync Gen RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
74ACT715RSC 功能描述:視頻 IC Prog Vid Sync Gen RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
74ACT715-RSC 功能描述:IC GEN PROG VIDEO SYNC 20-SOIC RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064