- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1887 > 73S1217F-68MR/F/PE (Maxim Integrated Products)IC SOC SMART CARD READER 68QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 73S1217F-68MR/F/PE |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 62/140頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SOC SMART CARD READER 68QFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
73S1217F Data Sheet
DS_1217F_002
acknowledge this request by setting the SCPWRDN bit in the Smart Card VCC Control/Status Register
(VccCtl) high after it has completed all shutdown activities. When SCPWRDN is set high, the circuit will
deactivate the smart card interface if required and turn off all analog functions and the VDD supply for the
logic and companion circuits. The default state upon application of power is the “OFF” state unless
power is supplied to the VBUS supply. Note that at any time, the firmware may assert SCPWRDN and the
73S1217F will go into the “OFF” state (when VBUS is not present). If the OFF switch function is not
desired and the application does not need to shut down power on VDD, the ON_OFF input can be
permanently grounded which will automatically turn on VDD when power is supplied on any of the VPC,
VBAT or VBUS power supply inputs.
If power is applied to both VBAT and VBUS, the circuit will automatically consume power from only the VBUS
source. The 73S1217F will be unconditionally “ON” when VBUS is applied. If the VBUS source is removed,
the 73S1217F will switchover to the VBAT input supply and remain in the “ON” state. The firmware
should assert SCPWRDN based on no activity or VBUS removal to reduce battery power consumption.
When operating from VBUS, and not calling for VCC, the step-up converter becomes a simple switch
connecting VBUS to VP in order to save power. This condition is appropriate for the USB “SUSPEND”
state. The USB “SUSPEND” state requires the power supply current to be less than 500uA. In order to
obtain and meet this low current limitation, the firmware must configure the 73S1217F into a power-down
condition using less than 20uA from VDD.
Note: When the ON_OFF switch function is not needed, i.e. when the 73S1217F must be in an always-
ON state when using another supply than VBUS (VPC or VBAT), some external discrete components are
needed.
1.7.4 Power Control Modes
The 73S1217F contains circuitry to disable portions of the device and place it into a lower power standby
mode or power down the 73S1217F into its “OFF” mode. The standby mode will stop the core, clock
subsystem and the peripherals connected to it. This is accomplished by either shutting off the power or
disabling the clock going to the block. The miscellaneous control registers MISCtl0, MISCtl1 and the
Master Clock Control register (MCLKCtl) provide control over the power modes. The PWRDN bit in
MISCtl0 will set up the 73S1217F for either standby or “OFF” modes. Depending on the state of the
ON/OFF circuitry and power applied to the VBUS input, the 73S1217F will go into either standby mode or
power “OFF” mode. If system power is provided by, VBUS or the ON/OFF circuitry is in the “ON” state,
the MPU core will placed into standby mode. If the VBUS input is not sourcing power and the ON/OFF
circuitry is in the “OFF” state, setting the PWRDN bit will shut down the converter and VP will turn off.
This in turn will turn off the VDD supply and the 73S1217F will be turned “OFF”. The power down modes
should only be initiated by setting the PWRDN bit in the MISCtl0 register and not by manipulating
individual control bits in various registers. Figure 6 shows how the PWRDN bit controls the various
functions that comprise power down state
28
Rev. 1.2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73S8010C-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8010R-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8014R-IL/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8014RN-ILR/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8023C-IMR/F | IC SMART CARD INTERFACE 32-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1217F-EB | 功能描述:開發(fā)板和工具包 - 8051 73S1217F Eval Brd (Usb Cable, Doc. Cd) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-EB-Lite | 功能描述:開發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-IMR/F | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More |
| 73S13B | 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request |
| 73S5040G01X0A | 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。