- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1887 > 73S1217F-68MR/F/PE (Maxim Integrated Products)IC SOC SMART CARD READER 68QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 73S1217F-68MR/F/PE |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 114/140頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SOC SMART CARD READER 68QFN |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | * |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
DS_1217F_002
73S1217F Data Sheet
Rev. 1.2
75
1.7.16 USB Interface
The 73S1217F provides a single interface, full speed -12Mbps - USB device port as per the Universal
Serial Bus Specification, Revision 2.0
(backward compatible with USB 1.1). USB circuitry gathers the
transceiver, the Serial Interface Engine (SIE), and the data buffers. An internal pull-up to VDD on D+
indicates that the device is a full speed device attached to the USB bus (allows full speed recognition by
the host without adding any external components). When using the USB interface, VDD must be between
3.0V – 3.6V in order to meet the USB VOH requirement. The interface is highly configurable under
firmware control. Control (Endpoint 0), Interrupt IN, Bulk IN and Bulk OUT transfers are supported. Four
endpoints are supported and are configured by firmware:
must be between
3.0V – 3.6V in order to meet the USB VOH requirement. The interface is highly configurable under
firmware control. Control (Endpoint 0), Interrupt IN, Bulk IN and Bulk OUT transfers are supported. Four
endpoints are supported and are configured by firmware:
Endpoint 0, the default (Control) endpoint as required by the USB specification, is used to exchange
control and status information between the 73S1217F and the USB host.
Endpoint 0, the default (Control) endpoint as required by the USB specification, is used to exchange
control and status information between the 73S1217F and the USB host.
Bulk IN Endpoint #1
Bulk IN Endpoint #1
Bulk OUT Endpoint #1
Bulk OUT Endpoint #1
Interrupt IN Endpoint #2
Interrupt IN Endpoint #2
The USB block contains several FIFOs used for communication.
The USB block contains several FIFOs used for communication.
There is a 128-byte RAM FIFO for each BULK endpoint. Maximum Bulk packet size is 64 bytes.
There is a 128-byte RAM FIFO for each BULK endpoint. Maximum Bulk packet size is 64 bytes.
There is a 32-byte RAM FIFO for the interrupt endpoint. Maximum Interrupt packet size is 16 bytes.
There is a 32-byte RAM FIFO for the interrupt endpoint. Maximum Interrupt packet size is 16 bytes.
There is a 16-byte RAM FIFO for the control endpoint. Maximum Control packet size is 16 bytes.
There is a 16-byte RAM FIFO for the control endpoint. Maximum Control packet size is 16 bytes.
Figure 15 shows the simplified block diagram of the USB interface.
Transceivers
VDD
0
MISCtl1
D+
D-
USB Registers
16-Byte FIFO
Control Endpoint 0
128-Byte FIFO
Bulk IN Endpoint 1
128-Byte FIFO
Bulk OUT Endpoint 1
32-Byte FIFO
Interrupt IN Endpoint 2
48MHz
Clock
USB
Full Speed
12Mbps
Serial
Interface
Engine
1
MISCtl1
USBPEN
USBCon
Figure 15: USB Block Diagram
The USB interface consists of a Serial Interface Engine (SIE) that handles NRZI encoding/decoding, bit
stuffing / unstuffing, and CRC generation/checking. It also generates headers for packets to be
transmitted and decodes the headers of received packets. An analog transceiver interfaces with the
external USB bus. The USB interface hardware performs error checking and removes the USB protocol
fields from the incoming messages before passing the data to the firmware. The hardware also adds the
USB protocol fields to the outgoing messages coming from the firmware. The hardware implements
NRZI encoding/decoding, CRC checking/generation (both on data and token packets), device address
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73S8010C-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8010R-ILR/F | IC SMART CARD INTERFACE 28-SOIC |
| 73S8014R-IL/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8014RN-ILR/F | IC SMART CARD 7816 EMV 20-SOIC |
| 73S8023C-IMR/F | IC SMART CARD INTERFACE 32-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S1217F-EB | 功能描述:開發(fā)板和工具包 - 8051 73S1217F Eval Brd (Usb Cable, Doc. Cd) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-EB-Lite | 功能描述:開發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| 73S1217F-IMR/F | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More |
| 73S13B | 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request |
| 73S5040G01X0A | 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。