VBUS is typically supplied by an external " />
參數(shù)資料
型號(hào): 73S1217F-68MR/F/PE
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 61/140頁(yè)
文件大?。?/td> 0K
描述: IC SOC SMART CARD READER 68QFN
標(biāo)準(zhǔn)包裝: 2,500
系列: *
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)當(dāng)前第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)
DS_1217F_002
73S1217F Data Sheet
Rev. 1.2
27
VBUS is typically supplied by an external power supply and ranges in value from 4.4 to 5.5 volts (6.5V
maximum).
VBAT is expected to be supplied from a battery of three to four series connected cells with a voltage value
of 4.0 to 6.5 volts.
VBAT and VBUS are internally switched to VPC by two separate FET switches configured as a SPDT switch
(break-before-make). They will not be enabled at the same time. VBUS is automatically selected in lieu of
VBAT when VBUS is present (i.e. VBUS always has the priority).
If VPC is provided and either VBAT or VBUS is also used, the source of VPC must be diode isolated from the
VPC pin to prevent current flow from VBAT or VBUS into the VPC source.
The power that is supplied to the VPC pin (externally or internally, i.e. through VBAT or VBUS – see above) is
up-converted to the intermediate voltage VP utilizing an inductive, step-up converter. A series power
inductor (nominal value = 10
μH) must be connected from VPC to the pin LIN, and a 10μF low ESR filter
capacitor must be connected to VPC.
VP requires a 4.7μF filter capacitor and will have a nominal value of 5.5V during normal operation. VP is
used internally by the smart card electrical interface circuit and is regulated to the desired smart card
supply VCC voltage (can be programmed for values of 5V, 3V, or 1.8V).
VP is also used internally to generate a 3.3V nominal, regulated power supply VDD. VDD is output on pin
68 and must be directly tied to all other VDD pins on the 73S1217F (pins 28 and 40). VDD powers all the
digital logic, input/output buffering, and analog functions. It can also be used for external circuitry: Up to
20mA current can be supplied to external devices simultaneously to the 73S1217F’s digital core
maximum consumption.
1.7.3 Power ON/OFF
The 73S1217F features an ON_OFF input pin for a momentary contract, main-system ON/OFF switch.
The purpose of this switch is to place the circuit in a very low-power mode – the “OFF” mode – where the
digital core of the circuit is no longer powered, therefore allowing the lowest possible current
consumption.
When in “OFF” mode, an action on the ON/OFF switch will turn-on the power supply of the digital core
(VDD) and apply a power-on-reset condition. Alternatively, entering the “OFF” mode from the “ON” mode
requires firmware action.
When in “ON” mode, an action on the ON/OFF switch will send a request to the controller that will have to
be acknowledged (firmware action required) in order to enter the “OFF” state.
When placed into the “OFF” state, the 73S1217F will consume minimum current from VPC and VBAT; VP
and VDD will be unavailable (VDD out = 0V and VP = 0V).
When in “ON” mode, the 73S1217F will operate normally, with all the features described in this document
available. VP and VDD will be available (VDD out = 3.3V and VP = 5.5V nominal).
Whenever VBUS power is supplied, the circuit will be automatically in the “ON” state: The functions of the
ON/OFF switch and circuitry are overridden and the 73S1217F is in the “ON” state with VP and VDD
available.
Without VBUS applied, the circuit is by default in the “OFF” state, and will respond only to the ON_OFF pin.
The ON_OFF pin should be connected to an SPST switch to ground. If the circuit is OFF and the switch
is closed for a de-bounce period of 50-100ms, the circuit will go into the “ON” state wherein all functions
are operating in normal fashion. If the circuit is in the “ON” state and the ON_OFF pin is connected to
ground for a period greater than the de-bounce period, OFF_REQ will be asserted high and held
regardless of the state of ON/OFF. The OFF_REQ signal should be connected to one of the interrupt
pins to signal the CPU core that a request to shutdown has been initiated. The firmware will
相關(guān)PDF資料
PDF描述
73S8010C-ILR/F IC SMART CARD INTERFACE 28-SOIC
73S8010R-ILR/F IC SMART CARD INTERFACE 28-SOIC
73S8014R-IL/F IC SMART CARD 7816 EMV 20-SOIC
73S8014RN-ILR/F IC SMART CARD 7816 EMV 20-SOIC
73S8023C-IMR/F IC SMART CARD INTERFACE 32-QFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
73S1217F-EB 功能描述:開發(fā)板和工具包 - 8051 73S1217F Eval Brd (Usb Cable, Doc. Cd) RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1217F-EB-Lite 功能描述:開發(fā)板和工具包 - 8051 73S1217F EVB Lite w/Plug & Play/Usb RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1217F-IMR/F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S13B 制造商:QUARTZCOM 制造商全稱:QUARTZCOM the communications company 功能描述:-20 ~ +70 °C commercia l application -30 ~ +75 °C on request
73S5040G01X0A 制造商:NEX Computers 功能描述:INTEL 40GB SSD - Bulk