- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369230 > 68HC705PL4B (Motorola, Inc.) 8-Bit Microcontroller Units (MCU).(8位微控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 68HC705PL4B |
| 廠商： | Motorola, Inc. |
| 英文描述： | 8-Bit Microcontroller Units (MCU).(8位微控制器) |
| 中文描述： | 8位微控制器單元（MCU）。（8位微控制器） |
| 文件頁(yè)數(shù)： | 67/98頁(yè) |
| 文件大小： | 1019K |
| 代理商： | 68HC705PL4B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)當(dāng)前第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)
April 30, 1998
GENERAL RELEASE SPECIFICATION
MC68HC05PL4
REV 2.0
DIGITAL TO ANALOG CONVERTER
MOTOROLA
11-1
SECTION 11
DIGITAL TO ANALOG CONVERTER
This section describes Digital-to-Analog module used for DTMF generation.
11.1
DAC CONTROL AND DATA REGISTER
DACEN - DAC Channel Enable
Ths read/write bit enables/disables the DAC module for DTMF output.
1 =
Enable DAC module and configure PA1/DTMF as DTMF output pin.
0 =
Disable DAC module and configure PA1/DTMF as general purpose
PA1 pin.
DA5-DA0
These bits determine the output voltage of the DAC channel. The output volt-
age value is determined by:
V
OUT
= (V
DD
x DA[0:5]) x 2
6
There are 64 evenly spaced voltage levels available between V
DD
and V
SS
. The
lowest voltage is V
SS
and the highest voltage is 63/64V
DD
.
11.2
DAC OPERATION DURING WAIT MODE
In WAIT mode, the DAC continues to output a fixed voltage level which is set by
the DA5-DA0 bits. The DAC should be disabled by clearing the DACEN bit if fur-
ther power saving is required in WAIT mode.
11.3
DAC OPERATION DURING STOP MODE
In STOP mode, the DAC continues to output a fixed voltage level which is set by
the DA5-DA0 bits. The DAC should be disabled by clearing the DACEN bit if fur-
ther power saving is required in STOP mode.
BIT 7
BIT 6
0
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
DACDR
$000F
R
W
DACEN
DA5
DA4
DA3
DA2
DA1
DA0
reset:
0
0
0
0
0
0
0
0
Figure 11-1. DAC Control and Data Register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 68HC908JB8FS | Freescale Semiconductor, Inc. |
| 69190-405 | 50/100M SOT-23 CMOS RF LDO REGULATORS |
| 6A20G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A40G | CURRENT 6.0 Amperes VOLTAGE 50 to 1000 Volts |
| 6A2 | 6.0 AMP.SILICON RECTIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 68HC705RC17 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Genneral Release Specification |
| 68HC705SB7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:SPECIFICATION (General Release) |
| 68HC705SJ7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SP7 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| 68HC705SR3 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcontroller Units |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。