參數(shù)資料
型號: 68HC05J5A
廠商: Motorola, Inc.
英文描述: 8-Bit Microcontroller Units (MCU).(8位微控制器)
中文描述: 8位微控制器單元(MCU)。(8位微控制器)
文件頁數(shù): 37/106頁
文件大?。?/td> 1069K
代理商: 68HC05J5A
July 16, 1999
GENERAL RELEASE SPECIFICATION
MC68HC05J5A
REV 2.1
RESETS
MOTOROLA
5-3
The COPR will generate the RST signal which will reset the CPU and other
peripherals. Also, the COPR will establish the mode of operation based on the
state of the IRQ pin at the time the COPR signal ends. If the voltage on the IRQ
pin is at the V
TST
level, the state of the PB0 pin during the last rising edge of the
RESET pin will determine which Test Mode (Internal or Expanded) the MCU will
be in. If the voltage at the IRQ pin is in the normal operating range (V
SS
to V
DD
),
the MCU will enter Single-Chip Mode when the COPR signal ends. If any other
reset function is active at the end of the COPR reset signal, the RST signal will
remain in the reset condition until the other reset condition(s) end.
5.2.3 LOW VOLTAGE RESET (LVR)
The internal LVR reset is generated when V
DD
falls below the specified LVR trig-
ger value V
LVR
for at least one t
CYC
. In typical applications, the power supply de-
coupling circuit will eliminate negative-going voltage glitches of less than one
t
CYC
. This reset will hold the MCU in the reset state until V
DD
rises above V
LVR
.
Whenever V
DD
is above V
LVR
and below 4.5V, the MCU is guaranteed to operate
although not within specification. The output from the LVR is connected directly to
the internal reset circuitry and also forces the RESET pin low. The internal reset
will be removed once the power supply voltage rises above V
LVR
, at which time a
normal power-on-reset sequence occurs.
5.2.4 ILLEGAL ADDRESS RESET (ILADR)
The internal ILADR reset is generated when an instruction opcode fetch occurs
from an address which is not implemented in the RAM ($0080 - $00FF) nor ROM
($0300-$0CFF, $0E00-$0FFF). The ILADR will generate the RST signal which will
reset the CPU and other peripherals. If any other reset function is active at the end
of the ILADR reset signal, the RST signal will remain in the reset condition until
the other reset condition(s) end. Notice that ILADR also forces the RESET pin low.
相關(guān)PDF資料
PDF描述
68HC705J5A 8-Bit Microcontroller Units (MCU).(8位微控制器)
68HRC05J5A 8-Bit Microcontroller Units (MCU).(8位微控制器)
68HRC705J5A 8-Bit Microcontroller Units (MCU).(8位微控制器)
68HC05K0 8-Bit Microcontroller Units (MCU).(8位微控制器)
68HC05PL4 8-Bit Microcontroller Units (MCU).(8位微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
68HC05JB3 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-bit microcontroller units (MCUs)
68HC05JB4 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:68HC05JB4
68HC05K3DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
68HC05K3P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
68HC05L5 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:General Release Specification