VERSACLOCK LOW POWER CLOCK GENERATOR EEPROM CLOCK GENERATOR
參數(shù)資料
型號: 5P49EE802NDGI
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 26/26頁
文件大?。?/td> 0K
描述: IC CLOCK GENERATOR 28QFN
標準包裝: 75
系列: VersaClock™
類型: 時鐘發(fā)生器
PLL: 帶旁路
輸入: LVTTL,晶體
輸出: LVCMOS,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 無/是
頻率 - 最大: 120MHz
除法器/乘法器: 是/無
電源電壓: 1.71 V ~ 1.89 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-VFQFN 裸露焊盤
供應商設備封裝: 28-VFQFPN(4x4)
包裝: 管件
其它名稱: 800-2523
IDT5P49EE802
VERSACLOCK LOW POWER CLOCK GENERATOR
EEPROM CLOCK GENERATOR
IDT VERSACLOCK LOW POWER CLOCK GENERATOR
9
IDT5P49EE802
REV M 072512
PLL Loop Bandwidth:
Charge pump gain (K
φ) = Ip / 2π
VCO gain (KVCO) = 350MHz/V * 2
π
M = Total multiplier value (See the PRE-SCALERS,
FEEDBACK-DIVIDERS, POST-DIVIDERS section for more
detail)
ωc = (Rz * Kφ * KVCO * Cz)/(M * (Cz + Cp))
Fc =
ωc / 2π
Note, the phase/frequency detector frequency (FPFD) is
typically seven times the PLL closed-loop bandwidth (Fc)
but too high of a ratio will reduce your phase margin thus
compromising loop stability.
To determine if the loop is stable, the phase margin (
φm)
would need to be calculated as follows.
Phase Margin:
ωz = 1 / (Rz * Cz)
ωp = (Cz + Cp)/(Rz * Cz * Cp)
φm = (360 / 2π) * [tan-1(ωc/ ωz) - tan-1(ωc/ ωp)]
To ensure stability in the loop, the phase margin is
recommended to be > 60° but too high will result in the lock
time being excessively long. Certain loop filter parameters
would need to be compromised to not only meet a required
loop bandwidth but to also maintain loop stability.
Damping Factor:
ζ= Rz/2 *(KVCO * Ip * Cz)1/2/M
Example
Fc = 150KHz is the desired loop bandwidth. The total A*M
value is 160. The
ζ(damping factor) target should be 0.7,
meaning the loop is critically damped. Given Fc and A*M, an
optimal loop filter setting needs to be solved for that will
meet both the PLL loop bandwidth and maintain loop
stability.
Choose a mid-range charge pump from register table
Icp= 11.9uA.
K
φ * KVCO = 350MHz/V * 40uA = 12000A/Vs
ωc = 2π * Fc = 9.42x105 s-1
ωp = (Cz + Cp)/(Rz * Cz * Cp) = ωz (1 + Cz / Cp)
Solving for Rz, the best possible value Rz=30kOhms
(RZ[1:0]=10) gives
ζ= 1.4 (Ideal range for ζ is 0.7 to 1.4)
Solving back for the PLL loop bandwidth, Fc=149kHz.
The phase margin must be checked for loop stability.
φm = (360 / 2π) * [tan-1 (9.42x105 s-1 / 1.19x105s-1)
- tan-1(9.42x105 s-1/ 1.23x106 s-1)] = 45°
The phase margin would be acceptable with a fairly stable
loop.
相關PDF資料
PDF描述
73M1903-IVTR/F IC MODEM AFE V.22BIS 20-TSSOP
73M1903C-IMR/F IC MODEM AFE MULTIREGIONAL 32QFN
83336-22 IC PLL INTEGER-N 3GHZ 44CQFJ
8N3Q001EG-105LCDI8 IC CLCK OSC QUAD FREQUENCY 5X7
8N3QV01EG-0109CDI8 IC VCXO LVPECL QD FREQUENCY 5X7
相關代理商/技術參數(shù)
參數(shù)描述
5P49EE802NDGI8 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Quad 28-Pin VFQFPN T/R 制造商:Integrated Device Technology Inc 功能描述:28 QFN (4X4MM) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:VERSACLOCK LOW POWER PLL
5P49EE805NDGI 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Quad 28-Pin VFQFPN Tube 制造商:Integrated Device Technology Inc 功能描述:28 QFN (GREEN) - Bulk 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE PLL LOW POWER
5P49EE805NDGI8 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Generator Quad 28-Pin VFQFPN T/R 制造商:Integrated Device Technology Inc 功能描述:28 QFN (GREEN) - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE PLL LOW POWER
5P49V5901B000NLGI8 功能描述:IC CLOCK GENERATOR 24VFQFPN 制造商:idt, integrated device technology inc 系列:VersaClock? 5 包裝:剪切帶(CT) 零件狀態(tài):有效 類型:* PLL:是 輸入:HCSL,LVCMOS,LVDS,LVPECL,晶體 輸出:HCSL,LVCMOS,LVDS,LVPECL 電路數(shù):1 比率 - 輸入:輸出:2:4 差分 - 輸入:輸出:是/是 頻率 - 最大值:350MHz 分頻器/倍頻器:是/無 電壓 - 電源:1.71 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商器件封裝:24-VFQFPN(4x4) 標準包裝:1
5P49V5901B010NLGI8 功能描述:IC CLOCK GENERATOR 24VFQFPN 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):有效 標準包裝:1