
PowerPC 440SPe Embedded Processor
54
AMCC Proprietary
Revision 1.23 - Sept 21, 2006
Preliminary Data Sheet
External Slave Peripheral Interface - EBC
PerAddr00:26
Peripheral address bus.
Note:PerAddr00 is the most significant bit (msb).
O3.3V LVTTL
1
PerBE0:1
External peripheral data bus byte enable.
O
3.3V LVTTL
1
PerBLast
Used by the peripheral controller to indicates the last
transfer of a memory access.
O3.3V LVTTL
PerCS0:2
External peripheral device select.
O
3.3V LVTTL
PerData00:15
Peripheral data bus.
Note:PerData0 is the most significant bit (msb).
I/O
3.3V LVTTL
1
PerOE
Used by peripheral controller or DMA controller
depending upon the type of transfer involved. When the
PPC440SPe is the bus master, it enables the selected
device to drive the bus.
O3.3V LVTTL
PerPar0:1
External peripheral data bus byte parity.
I/O
3.3V LVTTL
1
PerReady
Used by a peripheral slave to indicate it is ready to
transfer data.
I3.3V LVTTL
PerR/W
The peripheral controller set this signal to High for a
Read from external memory, and to Low for a Write.
O3.3V LVTTL
1
PerWE
Write Enable.
O
3.3V LVTTL
PerClk
Peripheral clock used by synchronous peripheral slaves.
O
3.3V LVTTL
PerErr
External error used as an input to record external slave
peripheral errors.
I
3.3V LVTTL
1, 5
IIC Peripheral Interface
IIC0SClk
IIC0 Serial Clock.
I/O
3.3V IIC
1, 2
IIC0SDA
IIC0 Serial Data.
I/O
3.3V IIC
1, 2
IIC1SClk
IIC1 Serial Clock.
I/O
3.3V IIC
1, 2
IIC1SDA
IIC1 Serial Data.
I/O
3.3V IIC
1, 2
Table 6. Signal Functional Description (Sheet 5 of 8)
Notes:
1. Receiver input has hysteresis
2. Must pull up (recommended value is 3k
Ω to 3.3V)
3. Must pull down (recommended value is 1k
Ω)
4. If not used, must pull up (recommended value is 3k
Ω to 3.3V)
5. If not used, must pull down (recommended value is 1k
Ω)
6. Strapping input during reset; pull-up or pull-down required
Signal Name
Description
I/O
Type
Notes