- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄156551 > 37C672 (SMSC Corporation) ENHANCED SUPER I/O CONTROLLER WITH FAST IR PDF資料下載
參數(shù)資料
| 型號(hào)： | 37C672 |
| 廠商： | SMSC Corporation |
| 英文描述： | ENHANCED SUPER I/O CONTROLLER WITH FAST IR |
| 中文描述： | 增強(qiáng)的超級(jí)I / O控制器，快速紅外線 |
| 文件頁(yè)數(shù)： | 141/173頁(yè) |
| 文件大?。?/td> | 965K |
| 代理商： | 37C672 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)當(dāng)前第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)
Enhanced Super I/O Controller with Fast IR
Datasheet
SMSC FDC37C672
Page 7
Rev. 10-29-03
PRELIMINARY DATASHEET
Figure 21.7 - Reset Timing.........................................................................................................................................151
Figure 21.8 - DMA Timing (Single Transfer Mode).....................................................................................................152
Figure 21.9 - DMA Timing (Burst Transfer Mode) ......................................................................................................153
Figure 21.10 - Disk Drive Timing (At Mode Only).......................................................................................................154
Figure 21.11 - Serial Port Timing ...............................................................................................................................155
Figure 21.12 - Parallel Port Timing.............................................................................................................................156
Figure 21.13 - EPP 1.9 Data or Address Write Cycle.................................................................................................157
Figure 21.14 - EPP 1.9 Data or Address Read Cycle ................................................................................................159
Figure 21.15 - EPP 1.7 Data or Address Write Cycle.................................................................................................161
Figure 21.16 - EPP 1.7 Data or Address Read Cycle ................................................................................................163
Figure 22.1 - Parallel Port FIFO Timing.......................................................................................................................165
Figure 22.2 - ECP Parallel Port Forward Timing..........................................................................................................166
Figure 22.3 - ECP Parallel Port Reverse Timing .........................................................................................................167
Figure 22.4 - IrDA Receive Timing .............................................................................................................................168
Figure 22.5 - IrDA Transmit Timing ............................................................................................................................169
Figure 22.6 - Amplitude Shift Keyed IR Receive Timing ............................................................................................170
Figure 22.7 - Amplitude Shift Keyed IR Transmit Timing ...........................................................................................171
Figure 23.1 - 100 Pin QFP Package Outline and Parameters .....................................................................................172
Figure 23.2 - 100 Pin TQFP Package Outline, 14X14X1.4 Body, 2 MM Footprint .......................................................173
List of Tables
Table 5.1 - Super I/O Block Addresses .........................................................................................................................17
Table 6.1 - Status, Data and Control Registers .............................................................................................................18
Table 6.2 - Drive Activation Values ...............................................................................................................................24
Table 6.3 - Tape Select Bits..........................................................................................................................................24
Table 6.4 - Internal 2 Drive Decode - Normal ................................................................................................................24
Table 6.5 - Internal 2 Drive Decode - Drives 0 and 1 Swapped .....................................................................................25
Table 6.6 - Media ID1...................................................................................................................................................26
Table 6.7 - Media ID0...................................................................................................................................................26
Table 6.8 - Drive Type ID..............................................................................................................................................26
Table 6.9 - Precompensation Delays ............................................................................................................................27
Table 6.10 - Data Rates ...............................................................................................................................................28
Table 6.11 - DRVDEN Mapping....................................................................................................................................28
Table 6.12 - Default Precompensation Delays ..............................................................................................................28
Table 6.14 - FIFO Service Delay ....................................................................................................................................30
Table 6.15 - Status Register 0 ......................................................................................................................................34
Table 6.16 - Status Register 1 ......................................................................................................................................34
Table 6.17 - Status Register 2 ......................................................................................................................................35
Table 6.18 - Status Register 3 ......................................................................................................................................35
Table 7.1 - Description of Command Symbols ..............................................................................................................40
Table 8.1 - Sector Sizes ...............................................................................................................................................50
Table 8.2 - Effects of MT and N Bits .............................................................................................................................50
Table 8.3 - Skip Bit vs Read Data Command................................................................................................................51
Table 8.4 - Skip Bit vs. Read Deleted Data Command ..................................................................................................51
Table 8.5 - Result Phase Table.....................................................................................................................................52
Table 8.6 - Verify Command Result Phase Table..........................................................................................................53
Table 8.7 - Format Fields..............................................................................................................................................54
Table 8.8 - Typical Values for Formatting......................................................................................................................55
Table 8.9 - Interrupt Identification..................................................................................................................................57
Table 8.10 - Drive Control Delays (ms) .........................................................................................................................58
Table 8.11 - Effects of WGATE and GAP Bits...............................................................................................................61
Table 9.1 - Addressing the Serial Port...........................................................................................................................63
Table 9.2 - Interrupt Control Table ................................................................................................................................67
Table 9.3 - Baud Rates Using 1.8462 MHz Clock for <= 38.4K; Using 1.8432MHz Clock for 115.2k; Using 3.6864MHz
Clock for 230.4k; Using 7.3728 MHz Clock for 460.8k..........................................................................................73
Table 9.4 - Reset Function Table..................................................................................................................................74
Table 9.5 - Register Summary for an Individual UART Channel ..................................................................................75
Table 11.1 - DRVDEN1 MUXING.................................................................................................................................79
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 37C67X | ENHANCED SUPER I/O CONTROLLER WITH FAST IR |
| 37C957FR | ULTRA I/O CONTROLLER FOR PORTABLE APPLICATIONS |
| 37FMA1-ABW31N | SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 0.2A, 24VDC, PANEL MOUNT-THREADED |
| 37FML1-BEW31N | SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 0.2A, 24VDC, PANEL MOUNT-THREADED |
| 37FML2-ACW21N | SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 1A, 24VDC, PANEL MOUNT-THREADED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 37C67X | 制造商:SMSC 制造商全稱:SMSC 功能描述:ENHANCED SUPER I/O CONTROLLER WITH FAST IR |
| 37C-6BH-5-5 | 制造商:Birtcher Products 功能描述: |
| 37C72U-185 | 制造商:White-Rodgers 功能描述: |
| 37C73U-170 | 制造商:White-Rodgers 功能描述: |
| 37C73U-171 | 制造商:White-Rodgers 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。