參數(shù)資料
型號: 37C669
廠商: SMSC Corporation
英文描述: DIODE SCHOTTKY SINGLE 25V 200mW 0.5V-vf 200mA-IFM 30mA-IF 2uA-IR SOD-323 3K/REEL
中文描述: 電腦98/99順從超級I / O軟盤控制器與紅外線支持
文件頁數(shù): 65/164頁
文件大?。?/td> 621K
代理商: 37C669
157
ECP PARALLEL PORT TIMING
Parallel Port FIFO (Mode 101)
The standard parallel port is run at or near the
peak 500 Kbps allowed in the forward direction
using DMA.
The state machine does not
examine nAck
and begins the next transfer
based on Busy. Refer to Figure 19.
ECP Parallel Port Timing
The timing is designed to allow operation at
approximately 2.0Mbytes/sec over a 15ft cable.
If a shorter cable is used then the bandwidth will
increase.
Forward-Idle
When the host has no data to send it keeps
HostClk (nStrobe) high and the peripheral
will leave PeriphClk (Busy) low.
Forward Data Transfer Phase
The interface transfers data and commands
from the host to the peripheral using an
interlocked
PeriphAck
and
HostClk.
The
peripheral may indicate its desire to send data
to the host by asserting nPeriph Request.
The Forward Data Transfer Phase may be
entered from the Forward-Idle Phase. While in
the
Forward
Phase
the
peripheral
may
asynchronously assert the nPeriph Request
(nFault) to request that the channel be reversed.
When
the
peripheral
is
not
busy
it
sets
PeriphAck (Busy) low. The host then sets
HostClk (nStrobe) low when it is prepared to
send data. The data must be stable
for
the
specified setup time prior to the falling edge of
HostClk. The peripheral then sets PeriphAck
(Busy) high to acknowledge the handshake. The
host then sets HostClk (nStrobe) high.
The
peripheral then
accepts
the
data and sets
PeriphAck (Busy) low, completing the transfer.
This sequence is shown in Figure 20.
The timing is designed to provide 3 cable
round-trip times for data setup if Data is driven
simultaneously with HostClk (nStrobe).
Reverse-Idle Phase
The peripheral has no data to send and keeps
PeriphClk high. The host is idle and keeps
HostAck low.
Reverse Data Transfer Phase
The interface transfers data and commands
from the peripheral to the host using an
interlocked HostAck and PeriphClk.
The Reverse Data Transfer Phase may be
entered from the Reverse-Idle Phase. After the
previous byte has beed accepted the host sets
HostAck (nAutoFd) low. The peripheral then
sets PeriphClk (nAck) low when it has data
to send. The data must be stable for the
specified setup time prior to the falling edge of
PeriphClk. When the host is ready it to accept a
byte it sets.
HostAck (nAutoFd) high to
acknowledge the handshake. The peripheral
then sets PeriphClk (nAck) high. After the host
has accepted the data it sets HostAck (nAutoFd)
low, completing the transfer. This sequence is
shown in Figure 21.
OutputDrivers
To facilitate higher performance data transfer,
the use of balanced CMOS active drivers for
critical
signals
(Data,
HostAck,
HostClk,
PeriphAck, PeriphClk) are used ECP Mode.
Because the use of active drivers can present
相關(guān)PDF資料
PDF描述
37C672 ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C67X ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C957FR ULTRA I/O CONTROLLER FOR PORTABLE APPLICATIONS
37FMA1-ABW31N SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 0.2A, 24VDC, PANEL MOUNT-THREADED
37FML1-BEW31N SPECIAL SWITCH-PIEZO SWITCH, SPST, MOMENTARY, 0.2A, 24VDC, PANEL MOUNT-THREADED
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
37C672 制造商:SMSC 制造商全稱:SMSC 功能描述:ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C67X 制造商:SMSC 制造商全稱:SMSC 功能描述:ENHANCED SUPER I/O CONTROLLER WITH FAST IR
37C-6BH-5-5 制造商:Birtcher Products 功能描述:
37C72U-185 制造商:White-Rodgers 功能描述:
37C73U-170 制造商:White-Rodgers 功能描述: