- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368967 > 29F800 (意法半導(dǎo)體) 8 Mbit 1Mb x8 or 512Kb x16, Boot Block Single Supply Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | 29F800 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8 Mbit 1Mb x8 or 512Kb x16, Boot Block Single Supply Flash Memory |
| 中文描述： | 8兆1兆x8或512KB的x16插槽，啟動(dòng)座單電源閃存 |
| 文件頁(yè)數(shù)： | 10/21頁(yè) |
| 文件大?。?/td> | 142K |
| 代理商： | 29F800 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
M29F800AT, M29F800AB
10/21
Figure 3. Data Polling Flowchart
READ DQ5 &
DQ7
at VALID ADDRESS
START
READ DQ7
FAIL
PASS
AI01369
DQ7
DATA
YES
NO
YES
NO
DQ5
= 1
DQ7
DATA
YES
NO
Figure 4. Data Toggle Flowchart
READ
DQ5 & DQ6
START
READ DQ6
FAIL
PASS
AI01370
DQ6
TOGGLE
NO
NO
YES
YES
DQ5
= 1
NO
YES
DQ6
TOGGLE
Toggle Bit (DQ6).
The Toggle Bit can be used to
identify whether the Program/Erase Controller has
successfully completed its operation or if it has re-
sponded to an Erase Suspend. The Toggle Bit is
output on DQ6 when the Status Register is read.
During Program and Erase operations the Toggle
Bit changes from ’0’ to ’1’ to ’0’, etc., with succes-
sive Bus Read operations at any address. After
successful completion of the operation thememo-
ry returns to Read mode.
During Erase Suspend mode the Toggle Bit will
output when addressing a cell within a block being
erased. The Toggle Bit will stoptoggling when the
Program/Erase Controller has suspended the
Erase operation.
Figure 4, Data Toggle Flowchart, gives an exam-
ple of how to use the Data Toggle Bit.
Error Bit (DQ5).
The Error Bit can be used to
identify errors detected by the Program/Erase
Controller. The Error Bit is set to ’1’ when a Pro-
gram, Block Erase orChip Erase operation fails to
write the correct data to the memory. If the Error
Bit is set a Read/Reset command must be issued
before other commands are issued. The Error bit
is output onDQ5 when the Status Register is read.
Note that the Programcommand cannot change a
bit set at ’0’ backto ’1’ and attempting to do so will
cause an error. One of the Erase Commands must
be used to set all the bits in a blockor in thewhole
memory from ’0’ to ’1’.
Erase Timer Bit (DQ3).
The Erase Timer Bit can
be used to identify the start of Program/Erase
Controller operation during a Block Erase com-
mand. Once the Program/Erase Controller starts
erasing the Erase Timer Bit is set to ’1’. Before the
Program/Erase Controller starts the Erase Timer
Bit is set to ’0’ and additional blocks to be erased
may be written to the Command Interface. The
Erase Timer Bit is output on DQ3 when the Status
Register is read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 29F800 | 8M-BIT [1Mx8/512Kx16] CMOS FLASH MEMORY |
| 29F800 | 8M (1M X 8/512K X 16) BIT |
| 29F800 | 8 Megabit (1 M x 8-Bit/512 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory-Die Revision 1 |
| 29K_JTAG | 5-Pin, Multiple-Input, Programmable Reset ICs |
| 29K_PERIPH | on an Am29030 Microprocessor Design Using Slow Peripherals with 29K Family Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 29F800BT90SI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 29F800DT-70N1 | 制造商:undefined 功能描述: |
| 29FCT2052CTQG | 制造商:Integrated Device Technology Inc 功能描述:OCTAL REGISTR TRANSCEIVER - Tape and Reel |
| 29FCT2052HCTQ | 制造商:Integrated Device Technology Inc 功能描述: |
| 29FCT520ASO | 制造商:Integrated Device Technology Inc 功能描述:PIPELINE REGISTER MULTILEVEL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。