- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368957 > 28F032C3 3 VOLT ADVANCED+ BOOT BLOCK. 8-. 16-. 32-MBIT FLASH MEMORY FAMILY PDF資料下載
參數(shù)資料
| 型號(hào)： | 28F032C3 |
| 英文描述： | 3 VOLT ADVANCED+ BOOT BLOCK. 8-. 16-. 32-MBIT FLASH MEMORY FAMILY |
| 中文描述： | 3伏高級(jí)啟動(dòng)塊。 8 -. 16 -. 32 - Mbit閃存家庭 |
| 文件頁(yè)數(shù)： | 11/59頁(yè) |
| 文件大?。?/td> | 384K |
| 代理商： | 28F032C3 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)
E
3.0
3 VOLT ADVANCED+ BOOT BLOCK
11
PRODUCT PREVIEW
PRINCIPLES OF OPERATION
The 3 Volt Advanced+ Boot Block flash memory
family utilizes a CUI and automated algorithms to
simplify program and erase operations. The CUI
allows for 100% CMOS-evel control inputs and
fixed
power
supplies
programming.
during
erasure
and
The internal WSM completely automates program
and erase operations while the CUI signals the start
of an operation and the status register reports
status. The CUI handles the WE# interface to the
data and address latches, as well as system status
requests during WSM operation.
3.1
Bus Operation
The 3 Volt Advanced+ Boot Block flash memory
devices read, program and erase in-system via the
local CPU or microcontroller. All bus cycles to or
from the flash memory conform to standard
microcontroller bus cycles. Four control pins dictate
the data flow in and out of the flash component:
CE#, OE#, WE# and RP#. These bus operations
are summarized in Table 3.
3.1.1
READ
The flash memory has four read modes available:
read array, read configuration, read status and read
query. These modes are accessible independent of
the V
voltage. The appropriate read mode
command must be issued to the CUI to enter the
corresponding mode. Upon initial device power-up
or after exit from reset, the device automatically
defaults to read array mode.
CE# and OE# must be driven active to obtain data
at the outputs. CE# is the device selection control;
when active it enables the flash memory device.
OE# is the data output control and it drives the
selected memory data onto the I/O bus. For all read
modes, WE# and RP# must be at V
IH
. Figure 9
illustrates a read cycle.
3.1.2
OUTPUT DISABLE
With OE# at a logic-high level (V
), the device
outputs are disabled. Output pins are placed in a
high-mpedance state.
3.1.3
STANDBY
Deselecting the device by bringing CE# to a logic-
high level (V
) places the device in standby mode,
which
substantially
reduces
consumption without any latency for subsequent
read accesses. In standby, outputs are placed in a
high-impedance state independent of OE#. If
deselected during program or erase operation, the
device continues to consume active power until the
program or erase operation is complete.
device
power
Table 3. Bus Operations
(1)
Mode
Note
RP#
CE#
OE#
WE#
DQ
0
–7
DQ
8-15
Read (Array, Status,
Configuration, or Query)
2-4
V
IH
V
IL
V
IL
V
IH
D
OUT
D
OUT
Output Disable
2
V
IH
V
IL
V
IH
V
IH
High Z
High Z
Standby
2
V
IH
V
IH
X
X
High Z
High Z
Reset
2,7
V
IL
X
X
X
High Z
High Z
Write
2,5-7
V
IH
V
IL
V
IH
V
IL
D
IN
D
IN
NOTES:
1.
2.
3.
4.
5.
6.
7.
8-bit devices use only DQ[0:7], 16-bit devices use DQ[0:15]
X must be V
IL
, V
IH
for control pins and addresses.
See DC Characteristicsfor V
PPLK
, V
PP1
, V
PP2
, V
PP3
, voltages.
Manufacturer and device codes may also be accessed in read configuration mode (A
1
–A
20
= 0). See Table 4.
Refer to Table 5 for valid D
IN
during a write operation.
To program or erase the lockable blocks, hold WP# at V
IH
.
RP# must be at GND
±
0.2 V to meet the maximum deep power-down current specified.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 28F160F3 | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 28F800F3 | 3 Volt Fast Boot Block Flash Memory(3 V 8M位快速引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F160F3 | 16MBIT Fast Boot Block Flash Memory(16兆位的快速引導(dǎo)塊閃速存儲(chǔ)器) |
| 28F2001BX-T | 5V/3.3V or Adjustable, Low-Dropout, Low-IQ, 500mA Linear Regulators |
| 28F256 | FASTENERS, TIES CABLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 28F0330-2SR | 制造商:Steward/Laird Tech 功能描述: |
| 28F04181SR | 制造商:STEWARD 功能描述:New |
| 28F0428-0T0 | 功能描述:FERRITE FILTER 4 LINE PCB RoHS:是 類別:濾波器 >> 鐵氧體磁珠和芯片 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:EMI1812 頻率對(duì)應(yīng)阻抗:120 歐姆 @ 100MHz 額定電流:200mA DC 電阻(DCR):最大 400 毫歐 濾波器類型:差模 - 單線 封裝/外殼:1812（4532 公制） 安裝類型:表面貼裝 包裝:帶卷 (TR) 高度（最大）:0.069"（1.75mm） 尺寸/尺寸:0.177" L x 0.126" W（4.50mm x 3.20mm） 其它名稱:Q1712807A |
| 28F0430-2SR | 制造商:Laird Technologies Inc 功能描述:28F0430-2SR |
| 28F0430-4SR | 制造商:Laird Technologies Inc 功能描述: 制造商:Laird Technologies Inc 功能描述:4 FUNCTIONS, 9 A, FERRITE BEAD |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。