
PIC16F630/676
DS40039C-page 104
2003 Microchip Technology Inc.
FIGURE 12-10:
PIC16F676 A/D CONVERSION TIMING (NORMAL MODE)
TABLE 12-9:
PIC16F676 A/D CONVERSION REQUIREMENTS
131
130
132
BSF ADCON0, GO
Q4
A/D CLK
A/D DATA
ADRES
ADIF
GO
SAMPLE
OLD_DATA
SAMPLING STOPPED
DONE
NEW_DATA
9
8
7
3
2
1
0
Note 1:
If the A/D clock source is selected as RC, a time of T
CY
is added before the A/D clock starts. This allows the
SLEEP
instruction to be executed.
1 T
CY
6
134
(T
OSC
/2)
(1)
1 T
CY
Param
No.
Sym
Characteristic
Min
Typ
Max
Units
Conditions
130
T
AD
A/D Clock Period
1.6
—
—
μ
s
μ
s
T
OSC
based, V
REF
≥
3.0V
3.0*
—
—
T
OSC
based, V
REF
full range
130
T
AD
A/D Internal RC
Oscillator Period
3.0*
6.0
9.0*
μ
s
μ
s
ADCS<1:0> =
11
(RC mode)
At V
DD
= 2.5V
2.0*
4.0
6.0*
At V
DD
= 5.0V
131
T
CNV
Conversion Time
(not including
Acquisition Time)
(1)
—
11
—
T
AD
Set GO bit to new data in A/D result
register
132
T
ACQ
Acquisition Time
(Note 2)
5*
11.5
—
—
—
μ
s
μ
s
The minimum time is the amplifier
settling time. This may be used if the
“new” input voltage has not changed
by more than 1 LSb (i.e., 4.1 mV @
4.096V) from the last sampled volt-
age (as stored on C
HOLD
).
134
T
GO
Q4 to A/D Clock
Start
—
T
OSC
/2
—
—
If the A/D clock source is selected as
RC, a time of T
CY
is added before
the A/D clock starts. This allows the
SLEEP
instruction to be executed.
* These parameters are characterized but not tested.
Data in ‘Typ’ column is at 5.0V, 25
°
C unless otherwise stated. These parameters are for design guidance only
and are not tested.
Note 1:
ADRES register may be read on the following T
CY
cycle.
2:
See Table 7-1 for minimum conditions.