![](http://datasheet.mmic.net.cn/380000/-PD78F9801_datasheet_16745018/-PD78F9801_211.png)
211
APPENDIX C REGISTER INDEX
C.1 Register Index (Alphabetic Order of Register Name)
8-bit compare register 0 (CR00) ............................................................................................................................ 88
8-bit compare register 1 (CR01) ............................................................................................................................ 88
8-bit timer mode control register 0 (TMC00).......................................................................................................... 88
8-bit timer mode control register 1 (TMC01).......................................................................................................... 89
8-bit timer register 0 (TM00) .................................................................................................................................. 88
8-bit timer register 1 (TM01) .................................................................................................................................. 88
[D]
Data/handshake packet receive result store register (DRXRSL)......................................................................... 116
Data packet send reservation register (DTXRSV) ............................................................................................... 119
Data/handshake packet receive byte number counter (DRXCON)...................................................................... 110
Data packet receive mode register (URXMOD)................................................................................................... 114
Data/handshake packet send byte number counter (DTXCO0, DTXCO1).......................................................... 110
Data/handshake PID compare register (DIDCMP) .............................................................................................. 112
[E]
External interrupt mode register 0 (INTM0) ......................................................................................................... 165
[H]
Handshake packet send reservation register (HTXRSV)..................................................................................... 120
[I]
Interrupt mask flag register 0 (MK0) .................................................................................................................... 164
Interrupt mask flag register 1 (MK1) .................................................................................................................... 164
Interrupt request flag register 0 (IF0)................................................................................................................... 163
Interrupt request flag register 1 (IF1)................................................................................................................... 163
[K]
Key return mode register 0 (KRM00)................................................................................................................... 167
[O]
Oscillation settling time select register (OSTS) ................................................................................................... 176
[P]
Packet receive status register (RXSTAT) ............................................................................................................ 115
Port 0 (P0) ............................................................................................................................................................. 64
Port 1 (P1) ............................................................................................................................................................ 65
Port 2 (P2) ............................................................................................................................................................. 66
Port 4 (P4) ............................................................................................................................................................. 72
Port mode register 0 (PM0).................................................................................................................................... 73
Port mode register 1 (PM1).................................................................................................................................... 73