![](http://datasheet.mmic.net.cn/380000/-PD78F9801_datasheet_16745018/-PD78F9801_17.png)
17
6-1.
6-2.
6-3.
6-4.
6-5.
6-6.
6-7.
6-8.
6-9.
6-10.
6-11.
6-12.
6-13.
6-14.
6-15.
Block Diagram of 8-Bit Timer Counter 00................................................................................................ 87
Block Diagram of 8-Bit Timer/Event Counter 01...................................................................................... 87
Format of 8-Bit Timer Mode Control Register 0....................................................................................... 88
Format of 8-Bit Timer Mode Control Register 1....................................................................................... 89
Format of Port Mode Register 2 .............................................................................................................. 89
Settings of 8-Bit Timer Mode Control Register in Interval Timer Operation............................................. 90
Interval Timer Operation Timing of 8-Bit Timer Counter 00..................................................................... 91
Interval Timer Operation Timing of 8-bit Timer/Event Counter 01........................................................... 91
Settings of 8-Bit Timer Mode Control Register 1 in External Event Counter ........................................... 92
Timing of External Event Counter Operation (With Rising Edge Specified)............................................ 92
Settings of 8-Bit Timer Mode Control Register 1 in Square Wave Output Operation.............................. 93
Timing of Square Wave Output ............................................................................................................... 94
Start Timing of 8-Bit Timer Register ........................................................................................................ 95
Timing of External Event Counter Operation........................................................................................... 95
Timing after Changing Value of Compare Register during Timer Count Operation................................. 95
7-1.
7-2.
7-3.
Block Diagram of Watchdog Timer.......................................................................................................... 98
Format of Timer Clock Select Register 2................................................................................................. 99
Format of Watchdog Timer Mode Register ........................................................................................... 100
8-1.
8-2.
8-3.
8-4.
8-5.
8-6.
8-7.
8-8.
8-9.
8-10.
8-11.
8-12.
8-13.
8-14.
8-15.
8-16.
8-17.
8-18.
8-19.
8-20.
8-21.
8-22.
8-23.
8-24.
8-25.
USB Bus Topology (Desktop Type PC)................................................................................................. 103
Block Diagram of USB Function............................................................................................................ 105
Block Diagram of USB Timer................................................................................................................. 106
Configuration of Receive Token Packet ................................................................................................ 108
Configuration of Receive Data Packet................................................................................................... 109
Send Data Bank Address (Buffer 0) ...................................................................................................... 109
Send Data Bank Address (Buffer 1) ...................................................................................................... 110
Configuration of TIDCMP and ADRCMP ............................................................................................... 111
Configuration of DIDCMP ...................................................................................................................... 112
Format of USB Receiver Enable Register ............................................................................................. 113
Format of Data/Handshake Packet Receive Mode Register ................................................................. 114
Format of Packet Receive Status Register............................................................................................ 115
Format of Data/Handshake Packet Receive Result Store Register ...................................................... 116
Format of Token Packet Receive Result Store Register ....................................................................... 118
Format of Data Packet Send Reservation Register............................................................................... 119
Format of Handshake Packet Send Reservation Register.................................................................... 120
Configuration of Handshake Packet Send Reservation Register.......................................................... 123
Format of USB Timer Start Reservation Control Register..................................................................... 124
Format of Remote Wake-Up Control Register....................................................................................... 125
Flow Chart of USB Timer Operation...................................................................................................... 127
Flow Chart of Send/Receive Pointer Operation..................................................................................... 129
Flow Chart of Receive Bank Switching ID Detection Buffer Operation.................................................. 136
Timing of Sync Detection/USBCLK Detection Circuit Operation ........................................................... 137
Timing of Sync Detection/USBCLK Generation Operation.................................................................... 137
Flow Chart of Sync Detection/USBCLK Detection Circuit Operation..................................................... 138